首页 > 器件类别 > 半导体 > 电源管理

ISL9012IRKFZ-T

LDO Voltage Regulators W/ANNEAL LW NOISE HI PSRRLD 10LD 3X3 2 85

器件类别:半导体    电源管理   

厂商名称:Intersil ( Renesas )

厂商官网:http://www.intersil.com/cda/home/

下载文档
ISL9012IRKFZ-T 在线购买

供应商:

器件:ISL9012IRKFZ-T

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
Product Attribute
Attribute Value
制造商
Manufacturer
Intersil ( Renesas )
产品种类
Product Category
LDO Voltage Regulators
RoHS
Details
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
DFN-10
Output Voltage
2.85 V, 2.5 V
Output Current
150 mA
Number of Outputs
2 Output
Polarity
Positive
Input Voltage MAX
6.5 V
Input Voltage MIN
2.3 V
输出类型
Output Type
Fixed
最小工作温度
Minimum Operating Temperature
- 40 C
最大工作温度
Maximum Operating Temperature
+ 85 C
Load Regulation
1 %
Dropout Voltage
0.125 V at 150 mA, 0.3 V at 300 mA, 0.25 V at 300 mA, 0.2 V at 300 mA
系列
Packaging
Cut Tape
系列
Packaging
MouseReel
系列
Packaging
Reel
高度
Height
0.9 mm (Max)
长度
Length
3 mm
宽度
Width
3 mm
Dropout Voltage - Max
0.2 V at 150 mA, 0.5 V at 300 mA, 0.4 V at 300 mA, 0.325 V at 300 mA
Voltage Regulation Accuracy
+/- 1.8 %
Line Regulation
0.2 %/V
NumOfPackaging
3
工厂包装数量
Factory Pack Quantity
6000
文档预览
®
ISL9012
Data Sheet
March 11, 2008
FN9220.3
Dual LDO with Low Noise, Low I
Q
, and
High PSRR
ISL9012 is a high performance dual LDO capable of
sourcing 150mA current from Channel 1, and 300mA from
Channel 2. The device has a low standby current and
high-PSRR and is stable with output capacitance of 1µF to
10µF with ESR of up to 200mΩ.
The device integrates a Power-On-Reset (POR) function for
the VO2 output. The POR delay for VO2 can be externally
programmed by connecting a timing capacitor to the CPOR
pin. A reference bypass pin is also provided for connecting a
noise-filtering capacitor for low noise and high PSRR
applications.
The quiescent current is typically only 45µA with both LDO’s
enabled and active. Separate enable pins control each
individual LDO output. When both enable pins are low, the
device is in shutdown, typically drawing less than 0.1µA.
Several combinations of voltage outputs are standard.
Output voltage options for each LDO range from 1.5V to
3.3V. Other output voltage options are available on request.
Features
• Integrates two high performance LDOs
- VO1 - 150mA output
- VO2 - 300mA output
• Excellent transient response to large current steps
• Excellent load regulation:
1% voltage change across full range of load current
• High PSRR: 70dB @ 1kHz
• Wide input voltage capability: 2.3V to 6.5V
• Extremely low quiescent current: 45µA (both LDOs on)
• Low dropout voltage: typically 120mV @ 150mA
• Low output noise: typically 30µV
RMS
@ 100µA (1.5V)
• Stable with 1 to10µF ceramic capacitors
• Separate enable pins for each LDO
• POR output, with adjustable delay time indicates when the
VO2 output is good
• Soft-start to limit input current surge during enable
• Current limit and overheat protection
Pinout
ISL9012
(10 LD 3X3 DFN)
TOP VIEW
• ±1.8% accuracy over all operating conditions
• Tiny 10 Ld 3x3mm DFN package
• -40°C to +85°C operating temperature range
VIN
EN1
EN2
CBYP
CPOR
1
2
3
4
5
10 VO1
9
8
7
6
VO2
POR
NC
GND
• Pin compatible with Micrel MIC2212
• Pb-free (RoHS compliant)
Applications
• PDAs, Cell Phones and Smart Phones
• Portable Instruments, MP3 Players
• Handheld Devices including Medical Handhelds
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2005, 2006. 2008. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
ISL9012
Ordering Information
PART NUMBER
(Notes 1, 2, 3)
ISL9012IRNNZ
ISL9012IRNJZ
ISL9012IRNFZ
ISL9012IRMNZ
ISL9012IRMMZ
ISL9012IRMGZ
ISL9012IRLLZ
ISL9012IRKKZ
ISL9012IRKJZ
ISL9012IRKFZ
ISL9012IRKCZ
ISL9012IRJNZ
ISL9012IRJMZ
ISL9012IRJRZ
ISL9012IRJCZ
ISL9012IRJBZ
ISL9012IRGCZ
ISL9012IRFJZ
ISL9012IRFDZ
ISL9012IRFCZ
ISL9012IRPLZ
ISL9012IRCJZ
ISL9012IRCCZ
ISL9012IRBJZ
NOTES:
1. Please refer to TB347 for details on reel specifications.
2. For other output voltages, contact Intersil Marketing.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100%
matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
PART MARKING
DCTA
DAPA
DARA
DCYA
DAAK
DCBC
DAAJ
DASA
DATA
DAVA
DAAB
DCBD
DAAH
DAAG
DAAF
DAWA
DAAE
DAYA
DCBK
DCBL
DAAD
DCBN
DCBP
DAAC
VO1 VOLTAGE
(V)
3.3
3.3
3.3
3.0
3.0
3.0
2.9
2.85
2.85
2.85
2.85
2.8
2.8
2.8
2.8
2.8
2.7
2.5
2.5
2.5
1.85
1.8
1.8
1.5
VO2 VOLTAGE
(V)
3.3
2.8
2.5
3.3
3.0
2.7
2.9
2.85
2.8
2.5
1.8
3.3
3.0
2.6
1.8
1.5
1.8
2.8
2.0
2.0
2.9
2.8
1.8
2.8
TEMP RANGE
(°C)
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
PACKAGE
(Pb-free)
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
PKG. DWG. #
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
2
FN9220.3
March 11, 2008
ISL9012
Absolute Maximum Ratings
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.1V
V
O1,
V
O2
Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3.6V
All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to (V
IN
+ 0.3)V
Thermal Information
Thermal Resistance (Notes 4, 5)
θ
JA
(°C/W)
θ
JC
(°C/W)
3x3 DFN Package . . . . . . . . . . . . . . . .
50
10
Junction Temperature Range . . . . . . . . . . . . . . . . .-40°C to +125°C
Operating Temperature Range . . . . . . . . . . . . . . . . .-40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature Range (T
A
) . . . . . . . . . . . . . . .-40°C to +85°C
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3V to 6.5V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
4.
θ
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
5.
θ
JC
, “case temperature” location is at the center of the exposed metal pad on the package underside. See Tech Brief TB379.
Electrical Specifications
Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature
range of the device as follows:
T
A
= -40°C to +85°C; V
IN
= (V
O
+ 0.5V) to 6.5V with a minimum V
IN
of 2.3V; C
IN
= 1µF; C
O
= 1µF;
C
BYP
= 0.01µF; C
POR
= 0.01µF
SYMBOL
TEST CONDITIONS
MIN
(Note 8)
TYP
MAX
(Note 8) UNITS
PARAMETER
DC CHARACTERISTICS
Supply Voltage
Ground Current
V
IN
Quiescent condition: I
O1
= 0µA; I
O2
= 0µA
I
DD1
I
DD2
One LDO active
Both LDO active
@+25°C
2.3
6.5
V
25
45
0.1
1.9
1.6
2.1
1.8
40
60
1.0
2.3
2.0
+1.8
µA
µA
µA
V
V
%
%/V
%
%
mA
mA
Shutdown Current
UVLO Threshold
I
DDS
V
UV+
V
UV-
Regulation Voltage Accuracy
Line Regulation
Load Regulation
Variation from nominal voltage output, V
IN
= V
O
+ 0.5 to 5.5V,
T
J
= -40°C to +125°C
V
IN
= (V
OUT
+ 1.0V relative to highest output voltage) to 5.5V
I
OUT
= 100µA to 150mA (VO1 and VO2)
I
OUT
= 100µA to 300mA (VO2)
-1.8
-0.2
0
0.1
0.2
0.7
1.0
Maximum Output Current
I
MAX
VO1: Continuous
VO2: Continuous
150
300
350
475
125
300
250
200
145
110
600
200
500
400
325
Internal Current Limit
Dropout Voltage (Note 7)
I
LIM
V
DO1
V
DO2
V
DO3
V
DO4
I
O
= 150mA; V
O
>
2.1V (VO1)
I
O
= 300mA; V
O
< 2.5V (VO2)
I
O
= 300mA; 2.5V
V
O
2.8V (VO2)
I
O
= 300mA; V
O
> 2.8V (VO2)
mA
mV
mV
mV
mV
°C
°C
Thermal Shutdown Temperature
T
SD+
T
SD-
AC CHARACTERISTICS
Ripple Rejection
I
O
= 10mA, V
IN
= 2.8V(min), V
O
= 1.8V, C
BYP
= 0.1µF
@ 1kHz
@ 10kHz
@ 100kHz
70
55
40
dB
dB
dB
3
FN9220.3
March 11, 2008
ISL9012
Electrical Specifications
Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature
range of the device as follows:
T
A
= -40°C to +85°C; V
IN
= (V
O
+ 0.5V) to 6.5V with a minimum V
IN
of 2.3V; C
IN
= 1µF; C
O
= 1µF;
C
BYP
= 0.01µF; C
POR
= 0.01µF
(Continued)
SYMBOL
TEST CONDITIONS
I
O
= 100µA, V
O
= 1.5V, T
A
= +25°C, C
BYP
= 0.1µF
BW = 10Hz to 100kHz (Note 6)
MIN
(Note 8)
TYP
30
MAX
(Note 8) UNITS
µVrms
PARAMETER
Output Noise Voltage
DEVICE START-UP CHARACTERISTICS
Device Enable TIme
LDO Soft-start Ramp Rate
EN1, EN2 PIN CHARACTERISTICS
Input Low Voltage
Input High Voltage
Input Leakage Current
Pin Capacitance
POR PIN CHARACTERISTICS
POR Thresholds
V
POR+
V
POR-
POR Delay
t
PLH
t
PHL
POR Pin Output Low Voltage
POR Pin Internal Pull-Up
Resistance
NOTES:
6. Limits established by characterization and are not production tested.
7. VOx = 0.98*VOx(NOM); Valid for VOx greater than 1.85V.
8. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.
V
OL
R
POR
@I
OL
= 1.0mA
78
100
CPOR = 0.01µF
As a percentage of nominal output voltage
91
87
100
94
90
200
25
0.2
180
97
93
300
%
%
ms
µs
V
V
IL
V
IH
I
IL
, I
IH
C
PIN
Informative
5
-0.3
1.4
0.5
V
IN
+0.3
0.1
V
V
µA
pF
t
EN
t
SSR
Time from assertion of the ENx pin to when the output voltage
reaches 95% of the VO(nom)
Slope of linear portion of LDO output voltage ramp during start-
up
250
30
500
60
µs
µs/V
EN2
t
EN
V
POR+
V
POR+
<t
PHL
VO2
V
POR-
V
POR-
t
PLH
t
PHL
POR
FIGURE 1. TIMING PARAMETER DEFINITION
4
FN9220.3
March 11, 2008
ISL9012
Typical Performance Curves
0.8
0.6
OUTPUT VOLTAGE, VO (%)
0.4
0.2
-40°C
0.0
+25°C
-0.2
-0.4
-0.6
-0.8
3.4
3.8
4.2
4.6
5.0
5.4
5.8
6.2
6.6
INPUT VOLTAGE (V)
+85°C
VO = 3.3V
I
LOAD
= 0mA
0.10
0.08
OUTPUT VOLTAGE CHANGE (%)
0.06
0.04
0.02
0.00
-0.02
+85°C
-0.04
-0.06
-0.08
-0.10
0
50
100
150
200
250
300
350
400
+25°C
-40°C
VIN = 3.8V
VO = 3.3V
LOAD CURRENT - I
O
(mA)
FIGURE 2. OUTPUT VOLTAGE vs INPUT VOLTAGE (3.3V
OUTPUT)
0.10
0.08
OUTPUT VOLTAGE CHANGE (%)
0.06
0.04
0.02
0.00
-0.02
-0.04
-0.06
-0.08
-0.10
-40
VIN = 3.8V
VO = 3.3V
I
LOAD
= 0mA
FIGURE 3. OUTPUT VOLTAGE CHANGE vs LOAD CURRENT
3.4
VO1 = 3.3V
3.3
OUTPUT VOLTAGE, VO (V)
I
O
= 0mA
3.2
I
O
= 150mA
3.1
3.0
2.9
2.8
-25
-10
5
20 35 50 65
TEMPERATURE (°C)
80
95
110 125
3.1
3.6
4.1
4.6
5.1
5.6
6.1
6.5
INPUT VOLTAGE (V)
FIGURE 4. OUTPUT VOLTAGE CHANGE vs TEMPERATURE
FIGURE 5. OUTPUT VOLTAGE vs INPUT VOLTAGE
(VO1 = 3.3V)
350
2.9
I
O
= 0mA
2.8
DROPOUT VOLTAGE, V
DO
(mV)
OUTPUT VOLTAGE, VO (V)
VO2 = 2.8V
300
250
VO2 = 2.8V
200
150
100
VO1 = 3.3V
50
0
2.6
3.1
3.6
4.1
4.6
5.1
5.6
6.1
6.5
0
50
100
INPUT VOLTAGE (V)
150
200
250
OUTPUT LOAD (mA)
300
350
400
2.7
I
O
= 150mA
2.6
I
O
= 300mA
2.5
2.4
2.3
FIGURE 6. OUTPUT VOLTAGE vs INPUT VOLTAGE
(VO2 = 2.8V)
FIGURE 7. VO1 DROPOUT VOLTAGE vs LOAD CURRENT
5
FN9220.3
March 11, 2008
查看更多>
热门器件
热门资源推荐
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消