首页 > 器件类别 > 存储 > 存储

K4D623237A-QC70

DDR DRAM, 2MX32, 6ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100

器件类别:存储    存储   

厂商名称:SAMSUNG(三星)

厂商官网:http://www.samsung.com/Products/Semiconductor/

下载文档
器件参数
参数名称
属性值
是否Rohs认证
不符合
厂商名称
SAMSUNG(三星)
零件包装代码
QFP
包装说明
TQFP, TQFP100,.7X.9
针数
100
Reach Compliance Code
compliant
ECCN代码
EAR99
访问模式
FOUR BANK PAGE BURST
最长访问时间
6 ns
其他特性
AUTO/SELF REFRESH
最大时钟频率 (fCLK)
143 MHz
I/O 类型
COMMON
交错的突发长度
2,4,8
JESD-30 代码
R-PQFP-G100
JESD-609代码
e0
长度
20 mm
内存密度
67108864 bit
内存集成电路类型
DDR DRAM
内存宽度
32
功能数量
1
端口数量
1
端子数量
100
字数
2097152 words
字数代码
2000000
工作模式
SYNCHRONOUS
最高工作温度
65 °C
最低工作温度
组织
2MX32
输出特性
3-STATE
封装主体材料
PLASTIC/EPOXY
封装代码
TQFP
封装等效代码
TQFP100,.7X.9
封装形状
RECTANGULAR
封装形式
FLATPACK, THIN PROFILE
峰值回流温度(摄氏度)
NOT SPECIFIED
电源
2.5,3.3 V
认证状态
Not Qualified
座面最大高度
1.2 mm
自我刷新
YES
连续突发长度
2,4,8,FP
最大待机电流
0.003 A
最大压摆率
0.3 mA
最大供电电压 (Vsup)
3.465 V
最小供电电压 (Vsup)
3.135 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
COMMERCIAL
端子面层
Tin/Lead (Sn/Pb)
端子形式
GULL WING
端子节距
0.65 mm
端子位置
QUAD
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
14 mm
文档预览
K4D623237A
64M DDR SDRAM
64Mbit DDR SDRAM
512K x 32Bit x 4 Banks
Double Data Rate Synchronous DRAM
with Bi-directional Data Strobe and without DLL
Revision 1.2
February 2001
Samsung Electronics reserves the right to change products or specification without notice.
- 1 -
Rev. 1.2 (Feb. 2001)
K4D623237A
Revision History
Revision 1.2 (February 1, 2001)
• Corrected timing diaram on page 28,32.
• Removed K4D623237A-QC50
64M DDR SDRAM
Revision 1.1 (July 12, 2000)
• Removed Block Write function. Accordingly pin number 52 must be connected to low ( MCL only )
• Removed Write Interrupted by Read function.
• Changed I
CC1
/I
CC2N
/I
CC3N
/I
CC5
of K4D623237A-* in "DC Characteristics" table.
• Changed DC operating conditions
- V
REF
from 1.15V(min)/1.35V(max) to 0.49*V
DDQ
/0.51*V
DDQ
- V
IH
/V
IL
from V
REF
+0.18(min)/V
REF
-0.18(max) to V
REF
+0.15(min)
/
V
REF
-0.15(max)
Revision 1.0 (May 16, 2000)
• Changed tCDLR from 1CLK to 2CLK
• Changed tRPST from 0.9/1.1tCK to 0.4/0.5tCK
• Changed tAC(max) and tACS(max) of K4D623237A-QC70 from 5.5ns to 6.0ns
Revision 0.1 (April 24, 2000) -
Preliminary
• Changed tCDLR from 2CLK to 1CLK
Revision 0.0 (Februray 2, 2000) -
Target
• Defined Target Specification
- 2 -
Rev. 1.2 (Feb. 2001)
K4D623237A
64M DDR SDRAM
512K x 32Bit x 4 Banks Double Data Rate Synchronous DRAM
with Bi-directional Data Strobe and without DLL
FEATURES
• 3.3V
±5%
power supply for device operation
• 2.5V
±5%
power supply for I/O interface
• SSTL_2 compatible inputs/outputs
• 4 banks operation
• MRS cycle with address key programs
-. Read latency 3 (clock)
-. Burst length (2, 4, 8 and Full page)
-. Burst type (sequential & interleave)
• Full page burst length for sequential burst type only
• Start address of the full page burst should be even
• All inputs except data & DM are sampled at the positive
going edge of the system clock
• Differential clock input
• Data I/O transactions on both edges of Data strobe
• Data input & output & DM are synchronized with DQS
• Edge aligned data & data strobe output
• Center aligned data & data strobe input
• DM for write masking only
• Auto & Self refresh
• 16ms refresh period (2K cycle)
• 100pin TQFP package
• Maximum clock frequency up to 183MHz
• Maximum data rate up to 366Mbps/pin
ORDERING INFORMATION
Part NO.
K4D623237A-QC55
K4D623237A-QC60
K4D623237A-QC70
Max Freq.
183MHz
166MHz
143MHz
Max Data Rate
366Mbps/pin
333Mbps/pin
286Mbps/pin
SSTL_2
100 TQFP
Interface
Package
GENERAL DESCRIPTION
FOR 512K x 32Bit x 4 Bank DDR SDRAM
The K4D623237 is 67,108,864 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 524,288 words by 32
bits, fabricated with SAMSUNG
s high performance CMOS technology. Synchronous features with Data Strobe allow
extremely high performance up to 1.5GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of
operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety
of high performance memory system applications.
- 3 -
Rev. 1.2 (Feb. 2001)
K4D623237A
PIN CONFIGURATION
(Top View)
64M DDR SDRAM
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
DQ29
VSSQ
DQ30
DQ31
VSS
VDDQ
N.C
N.C
N.C
N.C
N.C
VSSQ
RFU
DQS
VDDQ
VDD
DQ0
DQ1
VSSQ
DQ2
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
2
3
4
5
6
7
8
9
51
50
49
48
47
46
45
44
43
A8(AP)
VDDQ
VDDQ
VDDQ
VDDQ
VSSQ
VSSQ
VSSQ
VREF
DQ28
DQ27
DQ26
DQ25
DQ24
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
MCL
VDD
DM3
DM1
DQ9
DQ8
CKE
VSS
CK
CK
A7
A6
A5
A4
VSS
A9
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
A10
VDD
A3
A2
A1
A0
100 Pin TQFP
20 x 14
mm
2
42
41
40
39
38
37
36
35
34
33
32
31
0.65mm pin Pitch
DQ3
DQ4
DQ5
DQ6
DQ7
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DM0
DM2
BA0
VSS
CAS
RAS
VDDQ
VSSQ
VDDQ
VSSQ
VDDQ
VSSQ
PIN DESCRIPTION
CK,CK
CKE
CS
RAS
CAS
WE
DQS
DM0 ~ DM3
RFU
Differential Clock Input
Clock Enable
Chip Select
Row Address Strobe
Column Address Strobe
Write Enable
Data Strobe
Data Mask
Reserved for Future Use
BA
0
, BA
1
A
0
~A
10
DQ
0
~ DQ
31
V
DD
V
SS
V
DDQ
V
SSQ
MCL
-
Bank Select Address
Address Input
Data Input/Output
Power
Ground
Power for DQ
s
Ground for DQ
s
Must Connect Low
-
VDDQ
VDD
- 4 -
Rev. 1.2 (Feb. 2001)
BA1
WE
CS
K4D623237A
INPUT/OUTPUT FUNCTIONAL DESCRIPTION
Symbol
CK,
CK
*1
Input
Type
Function
64M DDR SDRAM
The differential system clock Input.
All of the inputs are sampled on the rising edge of the clock except
DQ
s and DM
s that are sampled on both edges of the DQS.
Activates the CK signal when high and deactivates the CK signal
when low. By deactivating the clock, CKE low indicates the Power
down mode or Self refresh mode.
CS enables the command decoder when low and disabled the com-
mand decoder when high. When the command decoder is disabled,
new commands are ignored but previous operations continue.
Latches row addresses on the positive going edge of the CK with
RAS low. Enables row access & precharge.
Latches column addresses on the positive going edge of the CK with
CAS low. Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
Data input and output are synchronized with both edge of DQS.
Data In mask. Data In is masked by DM Latency=0 when DM is high
in burst write. DM
0
for DQ
0
~ DQ
7,
DM
1
for DQ
8
~ DQ
15,
DM
2
for
DQ
16
~ DQ
23,
DM
3
for DQ
24
~ DQ
31.
Data inputs/Outputs are multiplexed on the same pins.
Selects which bank is to be active.
Row/Column addresses are multiplexed on the same pins.
Row addresses : RA
0
~ RA
10
, Column addresses : CA
0
~ CA
7
.
Column address CA
8
is used for auto precharge.
Power and ground for the input buffers and core logic.
Isolated power supply and ground for the output buffers to provide
improved noise immunity.
Reference voltage for inputs, used for SSTL interface.
Must be connected low
CKE
Input
CS
Input
RAS
CAS
WE
DQS
DM
0
~ DM
3
DQ
0
~ DQ
31
BA
0
, BA
1
A
0
~ A
10
V
DD
/V
SS
V
DDQ
/V
SSQ
V
REF
MCL
Input
Input
Input
Input/Output
Input
Input/Output
Input
Input
Power Supply
Power Supply
Power Supply
MCL
*1 : The timing reference point for the differential clocking is the cross point of CK and CK.
For any applications using the single ended clocking, apply V
REF
to CK pin.
- 5 -
Rev. 1.2 (Feb. 2001)
查看更多>
参数对比
与K4D623237A-QC70相近的元器件有:K4D623237A-QC700、K4D623237A-QC600、K4D623237A-QC550、K4D623237A-QC60、K4D623237A-QC55。描述及对比如下:
型号 K4D623237A-QC70 K4D623237A-QC700 K4D623237A-QC600 K4D623237A-QC550 K4D623237A-QC60 K4D623237A-QC55
描述 DDR DRAM, 2MX32, 6ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100 DDR DRAM, 2MX32, 6ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100 DDR DRAM, 2MX32, 5.5ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100 DDR DRAM, 2MX32, 5.5ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100 DDR DRAM, 2MX32, 5.5ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100 DDR DRAM, 2MX32, 5.5ns, CMOS, PQFP100, 20 X 14 MM, 0.65 MM PITCH, TQFP-100
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星)
零件包装代码 QFP QFP QFP QFP QFP QFP
包装说明 TQFP, TQFP100,.7X.9 TQFP, TQFP, TQFP, TQFP, TQFP100,.7X.9 TQFP, TQFP100,.7X.9
针数 100 100 100 100 100 100
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
最长访问时间 6 ns 6 ns 5.5 ns 5.5 ns 5.5 ns 5.5 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
JESD-30 代码 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100
长度 20 mm 20 mm 20 mm 20 mm 20 mm 20 mm
内存密度 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit
内存集成电路类型 DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM
内存宽度 32 32 32 32 32 32
功能数量 1 1 1 1 1 1
端口数量 1 1 1 1 1 1
端子数量 100 100 100 100 100 100
字数 2097152 words 2097152 words 2097152 words 2097152 words 2097152 words 2097152 words
字数代码 2000000 2000000 2000000 2000000 2000000 2000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 65 °C 65 °C 65 °C 65 °C 65 °C 65 °C
组织 2MX32 2MX32 2MX32 2MX32 2MX32 2MX32
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TQFP TQFP TQFP TQFP TQFP TQFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE
峰值回流温度(摄氏度) NOT SPECIFIED 240 240 240 NOT SPECIFIED NOT SPECIFIED
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
自我刷新 YES YES YES YES YES YES
最大供电电压 (Vsup) 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm
端子位置 QUAD QUAD QUAD QUAD QUAD QUAD
处于峰值回流温度下的最长时间 NOT SPECIFIED 30 30 30 NOT SPECIFIED NOT SPECIFIED
宽度 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm
【2024 DigiKey创意大赛】【人体盗汗检测器】【EP01】物料开箱分享 ESP32-S3-LCD-EV
大家好,今天我非常兴奋地与大家分享我参加2024年DigiKey创意大赛的物料开箱。我这次的...
hijova DigiKey得捷技术专区
电子设计竞赛历届优秀作品
本帖最后由 paulhyde 于 2014-9-15 09:09 编辑 :D 历届电子设计竞...
fanchen 电子竞赛
MSP430FR5949IDAR FRAM中应用程序内存区域中代码会有个别字节被篡改
我们使用的芯片型号为MSP430FR5949IDAR,编程软件为IAR,通过IAR生成的文本文件...
fish001 微控制器 MCU
求助:各位大哥可以给我一个 CF 卡转 IDE 的原理图吗?非常感谢!
求助: 各位大哥可以给我一个 CF 卡转 IDE 的原理图吗? 非常感谢! 求助:各位大哥可以给我一...
wzp9999 嵌入式系统
为什么keil检测不到JLINK?我JLINK直接连开发板都可以。。
求大神们帮忙一下!!! 为什么keil检测不到JLINK?我JLINK直接连开发板都可以。。 接口...
shiefe stm32/stm8
请问越南语的UNICODE编码在哪可以查到啊
请问越南语的UNICODE编码在哪可以查到啊 请问越南语的UNICODE编码在哪可以查到啊 在htt...
wktm 嵌入式系统
热门器件
热门资源推荐
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消