首页 > 器件类别 > 存储 > 存储

K4M51163LE-PL1L0

Synchronous DRAM, 32MX16, 7ns, CMOS, PBGA54, 0.80 MM PITCH, LEAD FREE, FBGA-54

器件类别:存储    存储   

厂商名称:SAMSUNG(三星)

厂商官网:http://www.samsung.com/Products/Semiconductor/

器件标准:

下载文档
器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
SAMSUNG(三星)
零件包装代码
BGA
包装说明
TFBGA,
针数
54
Reach Compliance Code
compliant
ECCN代码
EAR99
访问模式
FOUR BANK PAGE BURST
最长访问时间
7 ns
其他特性
AUTO/SELF REFRESH
JESD-30 代码
R-PBGA-B54
JESD-609代码
e1
长度
11.5 mm
内存密度
536870912 bit
内存集成电路类型
SYNCHRONOUS DRAM
内存宽度
16
湿度敏感等级
3
功能数量
1
端口数量
1
端子数量
54
字数
33554432 words
字数代码
32000000
工作模式
SYNCHRONOUS
最高工作温度
70 °C
最低工作温度
-25 °C
组织
32MX16
封装主体材料
PLASTIC/EPOXY
封装代码
TFBGA
封装形状
RECTANGULAR
封装形式
GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度)
260
认证状态
Not Qualified
座面最大高度
1.2 mm
自我刷新
YES
最大供电电压 (Vsup)
2.7 V
最小供电电压 (Vsup)
2.3 V
标称供电电压 (Vsup)
2.5 V
表面贴装
YES
技术
CMOS
温度等级
OTHER
端子面层
Tin/Silver/Copper (Sn/Ag/Cu)
端子形式
BALL
端子节距
0.8 mm
端子位置
BOTTOM
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
10 mm
文档预览
K4M51163LE - Y(P)C/L/F
8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
FEATURES
• 2.5V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
• DQM for masking.
• Auto refresh.
64ms refresh period (8K cycle).
Commercial Temperature Operation (-25°C ~ 70°C).
1 /CS Support.
2chips DDP 54Balls FBGA with 0.8mm ball pitch
( -YXXX : Leaded, -PXXX : Lead Free).
Mobile-SDRAM
GENERAL DESCRIPTION
The K4M51163LE is 536,870,912 bits synchronous high data
rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
ORDERING INFORMATION
Part No.
K4M51163LE-Y(P)C/L/F80
K4M51163LE-Y(P)C/L/F1H
K4M51163LE-Y(P)C/L/F1L
Max Freq.
125MHz(CL=3)
105MHz(CL=2)
105MHz(CL=3)
*1
LVCMOS
54 FBGA
Leaded (Lead Free)
Interface
Package
- Y(P)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung shall not offer for sale or sell either directly or through and third-party proxy, and DRAM memory products that include "Multi-Die Plastic
DRAM" for use as components in general and scientific computers such as, by way of example, mainframes, servers, work stations or desk top
computers for the first three years of five year term of this license. Nothing herein limits the rights of Samsung to use Multi-Die Plastic DRAM in other
products or other applications under paragrangh such as mobile, telecom or non-computer application(which include by way of example laptop or
notebook computers, cell phones, televisions or visual monitors).
Violation may subject the customer to legal claims and also excludes any warranty against infringement from Samsung."
3. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific
purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
February 2004
K4M51163LE - Y(P)C/L/F
FUNCTIONAL BLOCK DIAGRAM
Mobile-SDRAM
I/O Control
LWE
Data Input Register
Bank Select
LDQM
8M x 16
Sense AMP
8M x 16
8M x 16
8M x 16
Refresh Counter
Output Buffer
Row Decoder
Row Buffer
DQi
Address Register
LRAS
CLK
CKE
CLK
ADD
Column Decoder
Col. Buffer
LRAS
LCBR
Latency & Burst Length
LCKE
LCBR
LWE
LCAS
Programming Register
LWCBR
LDQM
Timing Register
CS
RAS
CAS
WE
L(U)DQM
February 2004
K4M51163LE - Y(P)C/L/F
Package Dimension and Pin Configuration
< Bottom View
*1
>
E
1
9
A
B
C
D
1
D
E
F
G
H
J
E
E/2
Pin Name
CLK
D/2
D
e
A
B
C
D
E
F
G
H
J
8
7
6
5
4
3
2
1
1
VSS
DQ14
DQ12
DQ10
DQ8
UDQM
A12
A8
VSS
Mobile-SDRAM
< Top View
*2
>
54Ball(6x9) FBGA
2
DQ15
DQ13
DQ11
DQ9
NC
CLK
A11
A7
A5
3
VSSQ
VDDQ
VSSQ
VDDQ
VSS
CKE
A9
A6
A4
7
VDDQ
VSSQ
VDDQ
VSSQ
VDD
CAS
BA0
A0
A3
8
DQ0
DQ2
DQ4
DQ6
LDQM
RAS
BA1
A1
A2
9
VDD
DQ1
DQ3
DQ5
DQ7
WE
CS
A10
VDD
Pin Function
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
Row Address Strobe
Column Address Strobe
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
[Unit:mm]
*2: Top View
CS
CKE
A
0
~ A
12
A
A1
b
BA
0
~ BA
1
RAS
CAS
WE
z
*1: Bottom View
< Top View
*2
>
#A1 Ball Origin Indicator
L(U)DQM
DQ
0
~
15
V
DD
/V
SS
V
DDQ
/V
SSQ
SEC
Week
XXXX
Symbol
A
A
1
E
E
1
D
D
1
e
b
z
Min
1.00
0.27
-
-
-
-
-
0.40
-
Typ
1.10
0.32
11.5
6.40
10.0
6.40
0.80
0.45
-
Max
1.20
0.37
-
-
-
-
-
0.50
0.10
K4M51163LE
February 2004
K4M51163LE - Y(P)C/L/F
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to V
ss
Voltage on V
DD
supply relative to V
ss
Storage temperature
Power dissipation
Short circuit current
Symbol
V
IN
, V
OUT
V
DD
, V
DDQ
T
STG
P
D
I
OS
Value
-1.0 ~ 4.6
-1.0 ~ 4.6
Mobile-SDRAM
Unit
V
V
°C
W
mA
-55 ~ +150
1.0
50
NOTES:
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= -25 to 70°C)
Parameter
Symbol
V
DD
Supply voltage
V
DDQ
Input logic high voltage
Input logic low voltage
Output logic high voltage
Output logic low voltage
Input leakage current
V
IH
V
IL
V
OH
V
OL
I
LI
Min
2.3
2.3
1.65
0.8 x V
DDQ
-0.3
V
DDQ
-0.2
-
-10
Typ
2.5
2.5
-
-
0
-
-
-
Max
2.7
2.7
2.7
V
DDQ
+ 0.3
0.3
-
0.2
10
Unit
V
V
V
V
V
V
V
uA
1
2
3
I
OH
= -0.1mA
I
OL
= 0.1mA
4
Note
NOTES :
1. Samsung can support VDDQ 2.5V(in general case) and 1.8V(in specific case) for VDD 2.5V products.
Please contact to the memory marketing team in Samsung Electronics when considering the use of VDDQ 1.8V(Min 1.65V).
2. VIH (max) = 3.0V AC.The overshoot voltage duration is
3ns.
3. VIL (min) = -1.0V AC. The undershoot voltage duration is
3ns.
4. Any input 0V
VIN
VDDQ.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
5. Dout is disabled, 0V
VOUT
VDDQ.
CAPACITANCE
(V
DD
= 2.5V,
Pin
Clock
RAS, CAS, WE, CS, CKE
DQM
Address
DQ
0
~ DQ
15
T
A
= 23°C, f = 1MHz, V
REF
=0.9V
±
50 mV)
Symbol
C
CLK
C
IN
C
IN
C
ADD
C
OUT
Min
3.0
3.0
1.5
3.0
3.0
Max
12.0
12.0
6.0
12.0
6.5
Unit
pF
pF
pF
pF
pF
Note
February 2004
K4M51163LE - Y(P)C/L/F
DC CHARACTERISTICS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= -25 to 70°C)
Mobile-SDRAM
Version
Parameter
Symbol
Test Condition
-80
Operating Current
(One Bank Active)
Precharge Standby Current in
power-down mode
Burst length = 1
t
RC
t
RC
(min)
I
O
= 0 mA
CKE
V
IL
(max), t
CC
= 10ns
-1H
-1L
Unit
Note
I
CC1
150
145
130
mA
1
I
CC2
P
1.5
mA
1.5
20
mA
10
8
mA
8
45
mA
I
CC2
PS CKE & CLK
V
IL
(max), t
CC
=
I
CC2
N
CKE
V
IH
(min), CS
V
IH
(min), t
CC
= 10ns
Input signals are changed one time during 20ns
Precharge Standby Current
in non power-down mode
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
I
CC2
NS
Input signals are stable
I
CC3
P
CKE
V
IL
(max), t
CC
= 10ns
Active Standby Current
in power-down mode
I
CC3
PS CKE & CLK
V
IL
(max), t
CC
=
I
CC3
N
CKE
V
IH
(min), CS
V
IH
(min), t
CC
= 10ns
Input signals are changed one time during 20ns
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable
I
O
= 0 mA
Page burst
4Banks Activated
t
CCD
= 2CLKs
t
RC
t
RC
(min)
-C
-L
Active Standby Current
in non power-down mode
(One Bank Active)
I
CC3
NS
40
mA
Operating Current
(Burst Mode)
I
CC
4
230
210
190
mA
1
Refresh Current
I
CC
5
350
320
1800
280
mA
uA
2
4
5
1300
Max 40
850
600
500
Max 70
1300
900
700
uA
°C
Self Refresh Current
I
CC
6
CKE
0.2V
-F
Internal TCSR
Full Array
1/2 of Full Array
1/4 of Full Array
3
6
NOTES:
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Internal TCSR can be supported(In commercial Temp : Max 40°C/Max 70°C).
4. K4M51163LE-Y(P)C**
5. K4M51163LE-Y(P)L**
6. K4M51163LE-Y(P)F**
7. Unless otherwise noted, input swing IeveI is CMOS(VIH /VIL=VDDQ/VSSQ).
February 2004
查看更多>
后仿时企图的CC和C之间的关系
C是每条线CC等效到地的电容值吗 后仿时企图的CC和C之间的关系 ...
yc.wang 模拟与混合信号
DSP连接仿真器的惨痛经历
不要带电插拔 不要带电插拔 不要带电插拔 重要的事情说三遍,虽然带电插拔后...
灞波儿奔 DSP 与 ARM 处理器
有奖测评: 一个可远程控制的 USB抓包工具tinySniffer
测品:tinySniffer 数量:2个 价值:1350元 tinySniffer是 一个...
EEWORLD社区 嵌入式系统
STM32 学习笔记_定时器输出PWM
前面写过定时器TIME的相关原理和使用,PWM其实也是在其基础上补充出来的功能。首先看定时器的框图...
虚V界 stm32/stm8
2011电赛--专科--三道题--简析
本帖最后由 paulhyde 于 2014-9-15 03:55 编辑 2011电赛专科三道题相...
xu__changhua 电子竞赛
小米的四电机系统的圆规掉头、原地掉头,算法实现上难吗?
四电机的圆规掉头、原地掉头, 只是成本上的提升了,还是有算法上的突破?难点是在控制电机上,还在机械...
蓝猫淘气 汽车电子
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消