LFXP15E-5TN100I,LFXP15E-5TN100I pdf中文资料,LFXP15E-5TN100I引脚图,LFXP15E-5TN100I电路-Datasheet-电子工程世界

文档预览

LatticeXP Family Handbook

HB1001 Version 02.9, April 2007

LatticeXP Family Handbook

Table of Contents

April 2007

Section I. LatticeXP Family Data Sheet

Introduction

Features ............................................................................................................................................................. 1-1

Introduction ........................................................................................................................................................ 1-2

Architecture

Architecture Overview ........................................................................................................................................ 2-1

PFU and PFF Blocks................................................................................................................................. 2-2

Slice .......................................................................................................................................................... 2-3

Routing...................................................................................................................................................... 2-6

Clock Distribution Network ................................................................................................................................. 2-6

Primary Clock Sources.............................................................................................................................. 2-6

Secondary Clock Sources......................................................................................................................... 2-7

Clock Routing............................................................................................................................................ 2-8

sysCLOCK Phase Locked Loops (PLLs) .................................................................................................. 2-9

Dynamic Clock Select (DCS) ........................................................................................................................... 2-11

sysMEM Memory ............................................................................................................................................. 2-11

sysMEM Memory Block........................................................................................................................... 2-11

Bus Size Matching .................................................................................................................................. 2-12

RAM Initialization and ROM Operation ................................................................................................... 2-12

Memory Cascading ................................................................................................................................. 2-12

Single, Dual and Pseudo-Dual Port Modes............................................................................................. 2-12

Memory Core Reset ................................................................................................................................ 2-14

Programmable I/O Cells (PICs)........................................................................................................................ 2-15

PIO .......................................................................................................................................................... 2-16

DDR Memory Support...................................................................................................................................... 2-20

DLL Calibrated DQS Delay Block ........................................................................................................... 2-20

Polarity Control Logic .............................................................................................................................. 2-22

sysIO Buffer ..................................................................................................................................................... 2-22

Hot Socketing.......................................................................................................................................... 2-25

Sleep Mode ...................................................................................................................................................... 2-25

SLEEPN Pin Characteristics ................................................................................................................... 2-26

Configuration and Testing ................................................................................................................................ 2-26

IEEE 1149.1-Compliant Boundary Scan Testability................................................................................ 2-26

Device Configuration............................................................................................................................... 2-26

Internal Logic Analyzer Capability (ispTRACY)....................................................................................... 2-27

Oscillator ................................................................................................................................................. 2-27

Density Shifting ................................................................................................................................................ 2-28

DC and Switching Characteristics

Absolute Maximum Ratings ............................................................................................................................... 3-1

Recommended Operating Conditions ................................................................................................................ 3-1

Hot Socketing Specifications.............................................................................................................................. 3-2

DC Electrical Characteristics.............................................................................................................................. 3-3

Supply Current (Sleep Mode)............................................................................................................................. 3-3

Supply Current (Standby)................................................................................................................................... 3-4

Initialization Supply Current ............................................................................................................................... 3-5

Programming and Erase Flash Supply Current ................................................................................................. 3-6

sysIO Recommended Operating Conditions...................................................................................................... 3-7

sysIO Single-Ended DC Electrical Characteristics............................................................................................. 3-8

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change without notice.

www.latticesemi.com

Lattice Semiconductor

Table of Contents

LatticeXP Family Handbook

sysIO Differential Electrical Characteristics ....................................................................................................... 3-9

LVDS......................................................................................................................................................... 3-9

Differential HSTL and SSTL............................................................................................................................. 3-10

LVDS25E ................................................................................................................................................ 3-10

BLVDS .................................................................................................................................................... 3-10

LVPECL .................................................................................................................................................. 3-12

RSDS ...................................................................................................................................................... 3-12

Typical Building Block Function Performance.................................................................................................. 3-14

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) ............................................................................... 3-14

Register to Register Performance........................................................................................................... 3-14

Derating Logic Timing ...................................................................................................................................... 3-15

LatticeXP External Switching Characteristics .................................................................................................. 3-16

LatticeXP Internal Timing Parameters ............................................................................................................. 3-18

Timing Diagrams .............................................................................................................................................. 3-20

PFU Timing Diagrams............................................................................................................................. 3-20

EBR Memory Timing Diagrams........................................................................................................................ 3-21

LatticeXP Family Timing Adders ...................................................................................................................... 3-23

sysCLOCK PLL Timing .................................................................................................................................... 3-25

LatticeXP sysCONFIG Port Timing Specifications........................................................................................... 3-26

Flash Download Time ...................................................................................................................................... 3-27

JTAG Port Timing Specifications ..................................................................................................................... 3-27

Switching Test Conditions................................................................................................................................ 3-28

Pinout Information

Signal Descriptions ............................................................................................................................................ 4-1

PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin .................................................... 4-3

Pin Information Summary................................................................................................................................... 4-4

Power Supply and NC Connections................................................................................................................... 4-6

LFXP3 Logic Signal Connections: 100 TQFP .................................................................................................... 4-7

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP................................................................................... 4-10

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP .................................................................................. 4-14

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA................................................................................ 4-19

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA.............................................................................. 4-26

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA............................................................... 4-34

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA.............................................................................. 4-43

Ordering Information

Part Number Description.................................................................................................................................... 5-1

Ordering Information .......................................................................................................................................... 5-1

Conventional Packaging ........................................................................................................................... 5-2

Lead-free Packaging ................................................................................................................................. 5-8

Supplemental Information

For Further Information ...................................................................................................................................... 6-1

Revision History

Revision History ................................................................................................................................................. 7-1

Section II. LatticeXP Family Technical Notes

LatticeECP/EC and LatticeXP sysIO Usage Guide

Introduction ........................................................................................................................................................ 8-1

sysIO Buffer Overview ....................................................................................................................................... 8-1

Supported sysIO Standards ............................................................................................................................... 8-1

sysIO Banking Scheme...................................................................................................................................... 8-2

CCIO

(1.2V/1.5V/1.8V/2.5V/3.3V) ............................................................................................................ 8-3

CCAUX

(3.3V) ........................................................................................................................................... 8-3

CCJ

(1.2V/1.5V/1.8V/2.5V/3.3V).............................................................................................................. 8-3

Input Reference Voltage (V

REF1,

REF2

)................................................................................................... 8-3

REF1

for DDR Memory Interface ............................................................................................................. 8-3

Lattice Semiconductor

Table of Contents

LatticeXP Family Handbook

Mixed Voltage Support in a Bank.............................................................................................................. 8-4

sysIO Standards Supported in Each Bank......................................................................................................... 8-5

LVCMOS Buffer Configurations ......................................................................................................................... 8-5

Programmable Pull-up/Pull-Down/Buskeeper........................................................................................... 8-5

Programmable Drive ................................................................................................................................. 8-5

Programmable Slew Rate ......................................................................................................................... 8-7

Open Drain Control ................................................................................................................................... 8-7

Differential SSTL and HSTL Support ................................................................................................................. 8-7

PCI Support with Programmable PCICLAMP .................................................................................................... 8-7

5V Interface with PCI Clamp Diode.................................................................................................................... 8-8

Programmable Input Delay ................................................................................................................................ 8-9

Software sysIO Attributes................................................................................................................................... 8-9

IO_TYPE ................................................................................................................................................... 8-9

OPENDRAIN........................................................................................................................................... 8-10

DRIVE ..................................................................................................................................................... 8-10

PULLMODE ............................................................................................................................................ 8-11

PCICLAMP.............................................................................................................................................. 8-11

SLEWRATE ............................................................................................................................................ 8-11

FIXEDDELAY.......................................................................................................................................... 8-11

DIN/DOUT............................................................................................................................................... 8-11

LOC......................................................................................................................................................... 8-12

Design Considerations and Usage................................................................................................................... 8-12

Banking Rules ......................................................................................................................................... 8-12

Differential I/O Rules ............................................................................................................................... 8-12

Assigning V

REF

/ V

REF

Groups for Referenced Inputs............................................................................. 8-12

Differential I/O Implementation......................................................................................................................... 8-13

LVDS....................................................................................................................................................... 8-13

BLVDS .................................................................................................................................................... 8-13

RSDS ...................................................................................................................................................... 8-13

LVPECL .................................................................................................................................................. 8-13

Differential SSTL and HSTL.................................................................................................................... 8-13

Technical Support Assistance.......................................................................................................................... 8-13

Appendix A. HDL Attributes for Synplify

and Precision

RTL Synthesis ........................................................ 8-14

VHDL Synplify/Precision RTL Synthesis.......................................................................................................... 8-14

Syntax ..................................................................................................................................................... 8-14

Examples ................................................................................................................................................ 8-14

Verilog for Synplify ........................................................................................................................................... 8-17

Syntax ..................................................................................................................................................... 8-17

Examples ................................................................................................................................................ 8-17

Verilog for Precision RTL Synthesis................................................................................................................. 8-19

Syntax ..................................................................................................................................................... 8-19

Example .................................................................................................................................................. 8-19

Appendix B. sysIO Attributes Using Preference Editor User Interface............................................................. 8-21

Appendix C. sysIO Attributes Using Preference File (ASCII File) .................................................................... 8-22

IOBUF ..................................................................................................................................................... 8-22

LOCATE.................................................................................................................................................. 8-22

USE DIN CELL........................................................................................................................................ 8-23

USE DOUT CELL.................................................................................................................................... 8-23

PGROUP VREF ...................................................................................................................................... 8-23

Memory Usage Guide for LatticeECP/EC and LatticeXP Devices

Introduction ........................................................................................................................................................ 9-1

Memories in LatticeECP/EC and LatticeXP Devices ......................................................................................... 9-1

Utilizing IPexpress.............................................................................................................................................. 9-3

IPexpress Flow.......................................................................................................................................... 9-3

Lattice Semiconductor

Table of Contents

LatticeXP Family Handbook

Memory Modules................................................................................................................................................ 9-7

Single Port RAM (RAM_DQ) – EBR Based .............................................................................................. 9-7

True Dual Port RAM (RAM_DP_TRUE) – EBR Based ........................................................................... 9-13

Pseudo Dual Port RAM (RAM_DP) – EBR-Based.................................................................................. 9-22

Read Only Memory (ROM) – EBR Based............................................................................................... 9-25

First In First Out (FIFO, FIFO_DC) – EBR Based................................................................................... 9-28

Distributed Single Port RAM (Distributed_SPRAM) – PFU Based.......................................................... 9-32

Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based ............................................................ 9-35

Distributed ROM (Distributed_ROM) – PFU Based ................................................................................ 9-37

Initializing Memory ........................................................................................................................................... 9-39

Initialization File Format .......................................................................................................................... 9-39

Technical Support Assistance.......................................................................................................................... 9-41

Appendix A. Attribute Definitions...................................................................................................................... 9-42

DATA_WIDTH......................................................................................................................................... 9-42

REGMODE.............................................................................................................................................. 9-42

RESETMODE ......................................................................................................................................... 9-42

CSDECODE............................................................................................................................................ 9-42

WRITEMODE.......................................................................................................................................... 9-42

GSR ........................................................................................................................................................ 9-42

LatticeECP/EC and LatticeXP DDR Usage Guide

Introduction ...................................................................................................................................................... 10-1

DDR SDRAM Interfaces Overview................................................................................................................... 10-1

Implementing DDR Memory Interfaces with the LatticeECP/EC Devices........................................................ 10-2

DQS Grouping......................................................................................................................................... 10-2

DDR Software Primitives......................................................................................................................... 10-5

Memory Read Implementation ................................................................................................................ 10-9

Data Read Critical Path......................................................................................................................... 10-12

DQS Postamble .................................................................................................................................... 10-13

Memory Write Implementation .............................................................................................................. 10-14

Design Rules/Guidelines....................................................................................................................... 10-16

QDR II Interface .................................................................................................................................... 10-17

FCRAM (Fast Cycle Random Access Memory) Interface..................................................................... 10-17

Generic High Speed DDR Implementation .................................................................................................... 10-17

Board Design Guidelines ............................................................................................................................... 10-17

Technical Support Assistance........................................................................................................................ 10-18

Appendix A. Using IPexpress™ to Generate DDR Modules.......................................................................... 10-19

DDR Generic......................................................................................................................................... 10-19

DDR Memory Interface ......................................................................................................................... 10-20

Appendix B. Verilog Example for DDR Input and Output Modules ................................................................ 10-21

Appendix C. VHDL Example for DDR Input and Output Modules.................................................................. 10-23

Appendix D. Generic (Non-Memory) High-Speed DDR Interface .................................................................. 10-28

VHDL Implementation ........................................................................................................................... 10-28

Verilog Example .................................................................................................................................... 10-30

Preference File...................................................................................................................................... 10-31

Appendix E. List of Compatible DDR SDRAM ............................................................................................... 10-32

Appendix F. DDR400 Interface using the LatticeEC Evaluation Board.......................................................... 10-35

References..................................................................................................................................................... 10-36

LatticeECP/EC and LatticeXP sysCLOCK PLL Design and Usage Guide

Introduction ...................................................................................................................................................... 11-1

Features ........................................................................................................................................................... 11-1

Functional Description...................................................................................................................................... 11-1

PLL Divider and Delay Blocks................................................................................................................. 11-1

PLL Inputs and Outputs .......................................................................................................................... 11-2

PLL Attributes.......................................................................................................................................... 11-3

有没有今年国赛的交流群啊？: 国赛时间剩的不多了，大家准备如何？有没有今年国赛的交流群啊？ EEWORLD 2015国赛讨论：...; 18811707971 电子竞赛

关于virtualbox共享文件的问题: virtualbox ubunto想与win7 host共享文件，按照网上的做法挂在之后，mnt下...; sphshine ARM技术

进程退出导致断网: 请教大侠，在wince中进行Socket编程，在进程退出时会导致系统断网，有谁知道这是什么原因吗？ ...; pat0615 嵌入式系统

nRF24L01资料: nRF24L01资料 nRF24L01资料嗯。。来看看！！好东西哈。。。顶来了。神马来的？...; gen1005 RF/无线

wince下socket异步通讯问题: hi，各位好我知道在PC上异步可以用WSAAsyncSelect函数，但是在wince下，这个...; duxiaowen WindowsCE

该做嵌入式还是游戏平台？: 小弟做了一年的Vc开发现在刚进入一家公司做嵌入式开发本来很有兴趣，但是没有人教，全是自己看，看了...; wenf 嵌入式系统

2016~2018年智慧医疗服务支出CAGR达60%

随着网际网路与物联网(IoT)持续发酵与带动，智慧医疗相关产业将在2016年加速成长。TrendForce旗下拓墣产业研究所预估2018年全球智慧医疗服务支出，如远端监测、诊断设备、生活辅助、生理数据监测等，将达300亿美元，2016~2018年全球智慧医疗服务支出复合成长率(CAGR)约60%。拓墣产业研究所物联网分析师刘耕睿表示，除了医疗服务，机器人、云端、医材等相关产业也将因智慧医...[详细]
纹波电压对LED的伤害

大家都知道LED是靠电流激发芯片促使荧光粉而放光的，其电压是一个被动值。也就是说衡量LED的参数，是以电流为主动参数，电压为被动参数。而LED用在照明领域，对亮度要求极高，所以说对电流的精度也极高。基于以上论述，下面探讨纹波电压对LED的伤害到底有多大。　　用3528贴片LED 额定20mA 3V~3.2V为例。　　其电流电压曲线：(台湾亿光提供) 　　　　按照...[详细]
加速智能制造：机器人产业“十三五”路线图将出

　　“2016中国机器人产业推进大会”将于12月13-16日召开，会议由工信部指导举办，据媒体报道，会议上将阐述“十三五”期间的国家机器人产业总体发展思路及相关产业政策措施。工业和信息化部装备工业司副司长瞿国春之前也曾表示，今年年底会有一些相应的机器人产业政策陆续出台。就在上周五，政治局会议提出，大力振兴实体经济，培育壮大新动能。业内人士表示，振兴实体经济主战场在制造业，智能制造或成为后期经济...[详细]
在精密电阻应用中更小并不意味着更好

如今设备是越做越小，这个趋势要求越来越小的精密电阻能够支持越来越高的功率密度。这通常意味着只要可能就应该使用表贴片状电阻。是这么个说法吗?SMT技术也不是十全十美的。更小有时意味着更热由于功率密度的原因，表贴式片状电阻在工作时的温度要比通孔器件高。表贴(SMT)器件的热量绝大部分通过PCB散发，而通孔器件的热量大部分散发到周围空气中。因此表贴元件在系统中造成的热量累积将影响板上的所有其它...[详细]
C200H可编程序控制器在硫化机上的应用

　　下面以欧姆龙公司的C200H可编程序控制器为例，谈一谈PC机在硫化机上的应用。　　1 C200H可编程序控制器的特点　　(1)系统构成灵活。　　(2)可靠性高，抗干扰性能强，环境适应性好。　　(3)功能强。　　(4)指令丰富，速度，快，编程简捷。　　(5)故障诊断能力强，具有自诊断功能。　　(6)多样化的通信功能。　　2 在硫化机上使用可编程序...[详细]
领歌新零售引爆香港环球资源展

自从2016年阿里巴巴集团主席马云提出新零售概念以来，这一全新的销售模式便不断深入各大领域，尤其是在手机行业影响深远。 2017年9月，小米在深圳建立首家新零售旗舰店，华为余承东和锤子罗永浩相继前来参观考察。2018年3月，联想举行新品发布会，宣布旗下产品今后都将采用新零售模式进行销售。2018年4月18日，领歌新零售战略发布会在香港环球资源展上高调举行，将新零售再次推向风口浪尖。 ...[详细]
第一季PC DRAM合约价格上涨约三成

　　集邦咨询半导体研究中心( DRAM eXchange)表示，2017年第一季度的 DRAM 产业营收表现再度创下新高。从价格方面来看，由于去年第四季严重供不应求，多数PC-OEM厂商选择提早在去年12月洽谈第一季的合约价以确保供货稳定，使得第一季合约价再度上涨超过三成，亦带动其他内存类别同步上扬，如服务器内存在第一季的价格上扬也相当可观，移动式内存价格也有近一成的涨幅。下面就随网络通信小编一...[详细]
英飞凌： 5G带动eSIM商机

　　英飞凌科技(Infineon)近期宣布加入行动通讯产业协会(GSMA)。在 5G 物联网时代，消费者、装置与机器的安全识别，是通讯领域日趋重要的议题。英飞凌自1990年代初期，即开始供应SIM(用户识别模块)卡的安全芯片。加入GSMA后，英飞凌表示，将进一步推动新一代嵌入式SIM(eSIM)标准的发展。下面就随网络通信小编一起来了解一下相关内容吧。　　eSIM可用于远程...[详细]
USB供电的5.8 GHz RF LNA接收器，带输出功率保护功能

USB Powered 5.8 GHz RF LNA Receiver with Output Power Protection USB供电的5.8 GHz RF LNA接收器，带输出功率保护功能评估和设计支持 ► 电路评估板 ► CN0534电路评估板(EVAL-CN0534-EBZ) ► 设计和集成文件 ► 原理图、布局文件、物料清单电路功能与优势 ...[详细]
英特尔或在以色列生产新一代10纳米工艺芯片

新浪科技讯北京时间2月17日晚间消息，英特尔以色列子公司2012年出口额翻番至46亿美元，该公司正寻求将英特尔下一代芯片的生产放在以色列。　　英特尔以色列子公司2011年的出口额为22亿美元，而2012年同比增长率达到109%。这主要是由于以色列南部水牛城(Kiryat Gat)工厂的22纳米工艺生产线开始投产，目前维持着100%的产能。　　英特尔是全球排名第一的芯片厂商，该公司...[详细]
台湾富士康研发TD手机预计08年获首批订单

7月14日消息，台湾主要电子元件厂商鸿海科技集团旗下的手机厂商富士康国际控股有限公司星期五宣布称，它将开发基于TD-SCDMA标准的手机，并且预计在这项技术在明年使用时获得第一笔订单。据路透社报道，中国移动正投资31亿美元建设一个TD-SCDMA网络。人们普遍预计这个网络将在2007年年底开始应用。 TD-SCDMA是中国开发的3G标准，能够提供比大多数手机使用的第二代数字技术速度更快的互联...[详细]
18岁男子冲进苹果零售店抢东西：竟然是因为它

　在消费电子市场，苹果公司的产品定位高端，价格高昂，这也让苹果零售店以及苹果产品成为劫匪或盗贼关注的目标。　　据CNET报道称，位于美国波士顿大街的一家苹果店遭遇了洗劫，但是让人无语的是，劫匪冲进后抢走的东西却是让人意想不到。　　报道中提到，这位18岁的男性劫匪，最终抢走的商品竟然是两副Beats耳机，其对店里的iPhone手机完全不感兴趣。　　今年四月份，美国堪萨斯城的苹果零售店也发...[详细]
Mini2440 DM9000 驱动分析（三）

现在开始逐步分析dm9000驱动的probe方法具体过程见代码中添加的注释 /* * Search DM9000 board, allocate space and register it */ static int __devinit dm9000_probe(struct platform_device *pdev) { struct dm9000_plat_data *pd...[详细]
泰克示波器探头选型必须关注的指标有哪些

从被测设备到示波器，泰克探头保证了最高的信号保真度。泰克提供了 100 多种探头可供选择，所有探头均与泰克业内领先的示波器完美结合，总有一款探头能够满足您的特定测试应用需求。如何选择适当的探头？首先要考虑计划测量的信号，选择适当探头。您需要测量电压、电流还是同时测量电压和电流？信号频率是多少？信号幅度有多大？被测器件的源阻抗是高还是低？是否需要以差分方式测量信号？通过回答这些问题，可以从泰...[详细]
笔记本芯片组市场是金矿还是禁区

台湾的矽统科技、威盛科技，甚至NVIDIA、ATI这样的芯片领域的重要参与者，很早就在谋划进军笔记本芯片组市场。不过事到如今，却还很难在这一未来新兴市场的增长中看到它们产品的影子。数据研究公司IDC在2007年连续的几次报告中指出，受降价和销售的增长，笔记本市场的出货量将近全球出货量的40%。同时，2007年的前两个季度，个人电脑的出货量与去年同期相比，Q1、Q2分别增长了10.9%和12....[详细]