LP2967 Dual Micropower 150 mA Low-Dropout Regulator in micro SMD Package
April 2003
LP2967
Dual Micropower 150 mA Low-Dropout Regulator in
micro SMD Package
General Description
The LP2967 is a 150 mA, dual fixed-output voltage regulator
designed to provide ultra low-dropout and low noise in bat-
tery powered applications.
Using an optimized VIP (Vertically Integrated PNP) process,
the LP2967 delivers unequalled performance in all specifi-
cations critical to battery powered designs:
Dropout Voltage:
Typically 240 mV at 150 mA load, and
6 mV at 1 mA load for each output.
Ground Pin Current:
Typically 1 mA at 150 mA load, and
200 µA at 1 mA load for each output.
Enhanced Stability:
The LP2967 is stable with output ca-
pacitor ESR as low as 5 mΩ, which allows the use of ceramic
capacitors on the output.
Sleep Mode:
Less than 2 µA quiescent current when SD
pins are pulled low.
Smallest Possible Size:
micro SMD package uses absolute
minimum board space.
Precision Output:
1.25% tolerance.
Low Noise:
By adding a 100 nF bypass capacitor, output
noise can be reduced to 30 µV (typical).
Multiple voltage options, from 1.8V to 5.0V, are available.
Consult factory for custom voltages.
Features
n
n
n
n
n
n
n
n
n
n
n
n
Ultra low drop-out voltage
Guaranteed 150mA output current, 300 mA peak
Smallest possible size (micro SMD package)
Requires minimum external components
Stable with 2.2 µF tantalum or ceramic capacitor
Output voltage accuracy
±
1%
<
2 µA quiescent current when shut down
Wide supply voltage range (16V max.)
Low Z
OUT
: 0.3Ω typical (10 Hz to 1 MHz)
Over temperature/over current protection
−40˚C to +125˚C junction temperature range
Custom voltages available
Applications
n
n
n
n
Cellular Phone
Palmtop/Laptop Computer
Personal Digital Assistance (PDA)
Camcorder, Personal Stereo and Camera
Block Diagram
10114201
© 2003 National Semiconductor Corporation
DS101142
www.national.com
LP2967
Basic Application Circuit
10114202
*SD1 and SD2 must be actively terminated. Tie them to V
IN
if their functions are not needed.
**Minimum capacitance are shown to ensure stability (may be increased without limit).
*** Reduces output noise (may be omitted if application is not noise critical). Use ceramic or film type with very low leakage current.
Ordering Information
Output Voltage (V)
V
OUT1
2.5
2.5
2.5
2.5
2.6
2.6
2.8
2.8
2.8
2.8
1.8
1.8
1.8
1.8
2.5
2.5
2.5
2.5
2.6
2.6
2.8
2.8
V
OUT2
2.8
2.8
3.3
3.3
2.6
2.6
2.8
2.8
3.3
3.3
2.5
2.5
3.3
3.3
2.8
2.8
3.3
3.3
2.6
2.6
2.8
2.8
For MSOP Package
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
STD
LP2967IMM-2528
LP2967IMMX-2528
LP2967IMM-2533
LP2967IMMX-2533
LP2967IMM-2626
LP2967IMMX-2626
LP2967IMM-2828
LP2967IMMX-2828
LP2967IMM-2833
LP2967IMMX-2833
LP2967IBP-1825
LP2967IBPX-1825
LP2967IBP-1833
LP2967IBPX-1833
LP2967IBP-2528
LP2967IBPX-2528
LP2967IBP-2533
LP2967IBPX-2533
LP2967IBP-2626
LP2967IBPX-2626
LP2967IBP-2828
LP2967IBPX-2828
LCAB
LCAB
LCBB
LCBB
LCLB
LCLB
LAQB
LAQB
LCCB
LCCB
L0P
L0P
L0R
L0R
CA
CA
CB
CB
CL
CL
AQ
AQ
1000 Units Tape and Reel
3000 Units Tape and Reel
1000 Units Tape and Reel
3000 Units Tape and Reel
1000 Units Tape and Reel
3000 Units Tape and Reel
1000 Units Tape and Reel
3000 Units Tape and Reel
1000 Units Tape and Reel
3000 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
1000 Units Tape and Reel
3500 Units Tape and Reel
Grade
Order Information
Package
Marking
Supplied As
For 8-Bump micro SMD Package (BPA08)
www.national.com
2
LP2967
Ordering Information
Output Voltage (V)
V
OUT1
2.8
2.8
V
OUT2
3.3
3.3
(Continued)
Order Information
LP2967IBP-2833
LP2967IBPX-2833
Package
Marking
CC
CC
Supplied As
1000 Units Tape and Reel
3500 Units Tape and Reel
Grade
STD
STD
10114205
10114206
3
www.national.com
LP2967
Package Outline and Connection Diagram
10114204
10114203
Top View
micro SMD
8-Bump micro SMD Package
Code: BP
Top View
Mini SO-8 Package
8-Lead Small Outline Integrated Circuit (SOIC) Package
Code: MM
Pin Description
Name
V
OUT
2
SD2
BYPASS
GND
GND
SD1
V
OUT
1
V
IN
Pin Number
micro SMD
A1
B1
C1
C2
C3
B3
A3
A2
MSOP
7
6
5
-
4
3
2
1, 8
Function
Output voltage of the second LDO
Shutdown input for the second LDO
Bypass capacitor for the bandgap
Ground Substrate
Common Ground
Shutdown input for the first LDO
Output voltage of the first LDO
Common input voltage for both LDOs
www.national.com
4
LP2967
Absolute Maximum Ratings
(Note 1)
ESD Rating (Note 2)
Input Supply Voltage (Survival)
Input Supply Voltage (Operating)
Shutdown Input Voltage (Survival)
Output Voltage (Survival) (Note 4)
I
OUT
(Survival)
Input-Output Voltage (Survival),
(Note 5)
1.5kV
−0.3V to +16V
2.1V to +16V
−0.3V to +16V
Short Circuit Protected
−0.3V to + 16V
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature Range
Lead Temp. ( IR reflow, 10 sec.)
Pad Temp. (IR reflow, 10 sec.)
Operating Junction Temp. Range
Power Dissipation (Note 4)
−65˚C to +150˚C
245˚C
245˚C
−40˚C to +125˚C
Internally Limited
Electrical Characteristics
Limits in standard typeface are for T
j
= 25˚C, and limits in
boldface type
apply over the full operating junction temperature
range. Unless otherwise specified, V
IN
= V
O(NOM)
+ 1V, I
L
= 1mA, C
IN
= 1µF,C
OUT
= 4.7µF, V
ON/OFF
= 1.6V.
Symbol
V
O
∆V
O
/∆V
IN
∆V
O
/∆I
LOAD
Parameter
Output Voltage
Tolerance
Line Regulation
Load Regulation
Conditions
I
LOAD
= 1mA
1mA
<
I
LOAD
<
150 mA
V
O
(NOM) + 1V
<
V
IN
<
16V
V
IN
= V
O(NOM)
+ 1V (Note 6)
1mA
<
I
LOAD
<
150 mA
I
LOAD
= 1mA
Dropout Voltage
(Note 7)
I
LOAD
= 50mA
I
LOAD
= 150mA
Operating Currents
Both Regulators ON
I
LOAD
(1 and 2) = 1mA
I
LOAD
(1 and 2) = 150mA
I
Q
Quiescent Current
One Regulator OFF
I
LOAD
(1 and 2) = 1mA
I
LOAD
(1 and 2) = 150mA
Both Regulators OFF
(Shutdown)
I
PEAK
Peak Output
Current
Regulator ON
Control Input
Voltage
Regulator OFF
Control Input
Voltage
Control Input
Current
Output Noise
Voltage
V
O
<
V
OUT
(NOM) − 5%
V
O
<
V
OUT
(NOM) − 5%
200
450
200
1700
180
1000
300
5000
250
2500
2
mA
µA
−5
6
100
240
10
15
125
180
290
425
mV
Min
−1.25
−3.0
Typ
Max
1.25
3.0
0.08
Units
%
%/V
mV/V
Operating Specifications
(V
IN
- V
O
) Min.
Control Inputs (SD1, SD2)
V
IN
(H)
1.6
1.4
V
V
IN
(L)
0.300
0.8
V
I
ON/OFF
V
(SD)
= 0V
V
(SD)
= 5V
C
BYPASS
= 100nF, 300 to
100kHz
30
−2
7
µA
Dynamic Characteristics
e
n
µV rms
5
www.national.com
FPGA/CPLD
