首页 > 器件类别 > 电源/电源管理 > 电源电路

LR1107EG-15-AF5-R

Fixed Positive LDO Regulator, 1.5V, CMOS, PDSO5

器件类别:电源/电源管理    电源电路   

厂商名称:UNISONIC TECHNOLOGIES CO.,LTD

厂商官网:http://www.unisonic.com.tw/

器件标准:

下载文档
器件参数
参数名称
属性值
是否Rohs认证
符合
Objectid
1240584135
包装说明
TSOP, TSOP5/6,.11,37
Reach Compliance Code
compliant
ECCN代码
EAR99
可调性
FIXED
标称回动电压 1
0.3 V
最大绝对输入电压
7 V
JESD-30 代码
R-PDSO-G5
输出次数
1
端子数量
5
最大输出电流 1
0.6 A
标称输出电压 1
1.5 V
封装主体材料
PLASTIC/EPOXY
封装代码
TSOP
封装等效代码
TSOP5/6,.11,37
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE
包装方法
TR
认证状态
Not Qualified
调节器类型
FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
表面贴装
YES
技术
CMOS
端子形式
GULL WING
端子节距
0.95 mm
端子位置
DUAL
最大电压容差
3%
文档预览
UNISONIC TECHNOLOGIES CO., LTD
LR1107/E
600mA FAST ULTRA LOW
DROPOUT LINEAR REGULATOR
DESCRIPTION
The UTC
LR1107/E
operate from a +2.5V ~ +7.0V input supply as
fast ultra low-dropout linear regulators. Wide output voltage range
options are available. The fast response characteristic to make UTC
LR1107/E
suitable for low voltage microprocessor application. The low
quiescent current operation and low dropout quality caused by the
CMOS process.
The UTC
LR1107/E
has ultra low dropout voltage; 300mV at
600mA load current typically.
The ground pin current is typically 200uA at 1mA load current.
SET/ADJ Mode (for LR1107): Connect an external resistive
voltage-divider from V
OUT
to this pin to set the output voltage from
1.145V to 5V.
ERROR
Flag (for LR1107E): When the output voltage drops 10% below nominal value Error flag goes low.
Output Voltage Precision: Multiple output voltage options are available and ranging from 1.2V ~ 5.0V at room
temperature with a guaranteed accuracy of ±1.5%, and ±3.0% when varying line, load and temperature.
CMOS IC
FEATURES
* Ultra Low Dropout Voltage
* Low Ground Pin Current
* 0.68% Load Regulation
* The Guaranteed Output Current is 600mA DC
* Output Voltage Accuracy ± 1.5%
*
ERROR
Flag Indicates Output Status
* V
OUT
can be Adjusted From 1.145V to 5V.
* Low Output Capacitor Required
* Overtemperature Protection and Overcurrent Protection
ORDERING INFORMATION
Ordering Number
Lead Free
LR1107L-xx-AA3-A-R
LR1107L-xx-AE3-3-R
LR1107L-xx-AB3-C-R
LR1107L-xx-AB3-D-R
LR1107L-xx-AF5-R
LR1107EL-xx-AF5-R
Note: Pin Assignment:
Halogen Free
LR1107G -xx-AA3-A-R
LR1107G -xx-AE3-3-R
LR1107G -xx-AB3-C-R
LR1107G -xx-AB3-D-R
LR1107G-xx-AF5-R
LR1107EG-xx-AF5-R
O:V
OUT
G:GND SD:
SD
Package
SOT-223
SOT-23
SOT-89
SOT-89
SOT-25
SOT-25
E:
ERROR
Pin Assignment
1
2
3
4
5
G O
I
-
-
O G
I
-
-
G
I
O
-
-
I
G O -
-
I
G SD S O
I
G SD E O
S:SET/ADJ
Packing
Tape Reel
Tape Reel
Tape Reel
Tape Reel
Tape Reel
Tape Reel
I:V
IN
www.unisonic.com.tw
Copyright © 2012 Unisonic Technologies Co., Ltd
1 of 6
QW-R102-033.H
LR1107/E
MARKING INFORMATION
PACKAGE
VOLTAGE CODE
MARKING
LR1107
XX
1
3
SOT-23
15 :1.5V
18:1.8V
25:2.5V
28:2.8V
2J:2.85V
33:3.3V
Voltage Code
Voltage Code
ESXX
2
5
1
4
L: Lead Free
G: Halogen Free
2
3
CMOS IC
SOT-223
Pin Code
Voltage Code
L: Lead Free
G: Halogen Free
Date Code
SOT-25
ESXX□
1
2
3
L: Lead Free
G: Halogen Free
Pin Code
SOT-89
Date Code
XX
LR1107
1
2
3
Voltage Code
L: Lead Free
G: Halogen Free
PIN CONFIGURATION
V
OUT
5
ERROR
4
V
OUT
5
SET/ADJ
4
1
2
3
1
2
3
V
IN
GND SD
SOT-25 (for LR1107E)
V
IN
GND SD
SOT-25 (for LR1107)
SOT-23
PIN DESCRIPTION
PIN NAME
V
IN
GND
SD
ERROR
(for LR1107E)
SET/ADJ
(for LR1107)
V
OUT
I/O
Input supply
Ground
I
O
O
O
DESCRIPTION
Shutdown
LR1107/E
enable; when the
SD
pin connects to GND will shutdown the
LR1107/E;
At normal operation,
SD
must be tied to V
DD
through a 10KΩ pull up resistor.
Error flag, active low; when the output dropout of regulation due to low input voltage, the
LR1107E
produces a logic low signal at the
ERROR
pin.
Voltage-Setting Input. Connect an external resistive voltage-divider from V
OUT
to this pin to
set the output voltage.
Output voltage
2 of 6
QW-R102-033.H
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
LR1107/E
BLOCK DIAGRAM
CMOS IC
V
IN
SD
V
OUT
SET/ADJ
80mV
GND
LR1107
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
3 of 6
QW-R102-033.H
LR1107/E
ABSOLUTE MAXIMUM RATINGS
(Note 1)
PARAMETER
Input Voltage (Operating), (Note 10)
Input Voltage (Survival)
Shutdown Input Voltage
Output Voltage (Survival), (Note 4, 5)
I
OUT
(Survival)
Maximum Voltage for
ERROR
, SET/ADJ Pin
Maximum Operating Current (DC)
Power Dissipation (Note 2)
Junction Temperature
Operating Temperature
Storage Temperature
P
D
T
J
T
OPR
T
STG
SYMBOL
V
IN
V
I(SHDN)
V
OUT
RATINGS
2.5~7.0
-0.3~+7.5
-0.3~V
IN
+0.3
-0.3~+7.5
Short Circuit Protected
V
IN
+0.3
600
Internally Limited
150
-40~+125
-65~+150
CMOS IC
UNIT
V
V
V
V
V
mA
°C
°C
°C
ELECTRICAL CHARACTERISTICS
Limits in standard typeface are for T
J
= 25°C, and limits in
boldface type
apply over the full operating temperature
range. (T
J
= 25°C, V
IN
= V
O(NOM)
+ 1V, I
L
= 10 mA, C
OUT
= 22μF, V
SD
= V
IN
-0.3V, unless otherwise specified.)
TYP
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
UNIT
(Note 3)
Output Voltage Tolerance (Note 6)
Output Voltage Line Regulation (Note 6)
Output Voltage Load Regulation (Note 6)
Dropout Voltage (Note 8)
Ground Pin Current In Normal Operation
Mode
Ground Pin Current In Shutdown Mode
Peak Output Current
SHORT CIRCUIT PROTECTION
Short Circuit Current
OVER TEMPERATURE PROTECTION
Shutdown Threshold
Thermal Shutdown Hysteresis
SHUTDOWN INPUT
Shutdown Threshold
Turn-off Delay
Turn-on Delay
SD
Input Current
V
OUT
Δ
V
OUT
V
OUT
V
D
I
GND1
I
GND2
I
O(PEAK)
I
SC
T
SHDN(THR)
T
SHDN(HYS)
V
SHDN
t
D(OFF)
t
D(ON)
I
SD
0 mA
I
L
600mA
V
OUT
+1≤ V
IN
7.0V
V
OUT
+1V<V
IN
<7.0V
10 mA
<
I
L
<
600mA
I
L
= 600mA
I
L
= 0 mA
I
L
= 600mA
V
SD
≤0.2V
(Note 9)
(Note 2)
-1.5
-3
0
0.725
0.68
300
200
300
0.02
800
2
165
10
+1.5
+3
%
%
%
500
mV
μA
5
600
μA
mA
A
°C
°C
V
V
μs
μs
nA
Output = High
Output = Low
I
L
= 600mA
I
L
= 600mA
V
SD
= V
IN
V
IN
-0.3
V
IN
0
20
60
1
0.2
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
4 of 6
QW-R102-033.H
LR1107/E
ELECTRICAL CHARACTERISTICS(Cont.)
PARAMETER
ERROR
Flag Saturation
ERROR
Flag Pin Leakage Current
CMOS IC
SYMBOL
V
EF(SAT)
I
I(LEAK)
V
T
V
THR
t
D
V
SET
TEST CONDITIONS
I
SINK
= 100μA
(Note 7)
(Note 7)
MIN
TYP
(Note 3)
MAX
0.1
16
8
UNIT
V
nA
%
%
μs
V
ERROR FLAG COMPARATOR (for LR1107E)
0.02
1
5
2
7
4.2
17
1.145
Threshold
Threshold Hysteresis
Flag Reset Delay
SET/ADJ Mode (for LR1107 5pins)
SET Voltage
AC PARAMETERS
Ripple Rejection
Output Noise Density
Output Noise Voltage
Measured on ADJ,
I
OUT
=10mA
V
IN
= V
OUT
+ 1.5V
C
OUT
=100uF, V
OUT
= 3.3V
V
IN
= V
OUT
+ 0.3V
C
OUT
=100uF, V
OUT
= 3.3V
f = 120Hz
BW = 10Hz – 100kHz
1.110
1.188
60
40
0.8
150
dB
dB
μV
μVrms
PSRR
ρ
n(l/f)
eN
Note 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied. Conditions
for which the device is intended to be functional is indicated by operating ratings, but specific performance
limits isn’t be guaranteed. To make sure of specifications and test conditions, read Electrical Characteristics.
Only for the test conditions listed the guaranteed specifications can be applied. When the device is not
operated under the listed test conditions some performance characteristics may degrade.
2. Devices must be derated based on package thermal resistance at elevated temperatures.
3. The most likely parametric norm represents at 25°C.
4. The LR1107/E output must be diode-clamped to ground. If used in a dual-supply system where the regulator
load is returned to a negative supply.
5. Between the V
IN
and V
OUT
terminals the output PMOS structure contains a diode. This diode is reverse
biased normally. If the voltage at the output terminal is forced to be higher than the voltage at the input
terminal this diode will get forward biased. This diode can withstand 650mA of peak current and 120mA of
DC current typically.
6. Output voltage line regulation is the change in output voltage from the nominal value which is due to change
in the input line voltage. Which is defined as the change in output voltage from the nominal value due to
change in load current is output voltage load regulation. The load regulation and line regulation specification
include the typical number only. But, the limits for load and line regulation are included in the output voltage
tolerance specification.
7.
ERROR
Flag hysteresis and threshold are specified as regulated output voltage’s percentage.
8. At which the output drops 2% below the normal value dropout voltage is defined as the minimum input to
output differential voltage. Only to output voltages of 2.5V and above dropout voltage specification applies.
For output voltages below 2.5V, since the minimum input voltage is 2.5V, the drop-out voltage is nothing but
the input to output differential.
9. Specification has been tested at
−40°C≤T
J
85°C cause under shutdown conditions the temperature rise of
the device is negligible.
10. The minimum operating V
IN
value is equal to V
OUT(NOM)
+ V
DROPOUT
] or 2.5V, just the greater.
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5 of 6
QW-R102-033.H
查看更多>
参数对比
与LR1107EG-15-AF5-R相近的元器件有:LR1107G-15-AB3-C-R、LR1107L-15-AB3-C-R、LR1107G-15-AA3-A-R、LR1107G-15-AB3-D-R、LR1107L-15-AB3-D-R、LR1107EL-15-AF5-R。描述及对比如下:
型号 LR1107EG-15-AF5-R LR1107G-15-AB3-C-R LR1107L-15-AB3-C-R LR1107G-15-AA3-A-R LR1107G-15-AB3-D-R LR1107L-15-AB3-D-R LR1107EL-15-AF5-R
描述 Fixed Positive LDO Regulator, 1.5V, CMOS, PDSO5 Fixed Positive LDO Regulator, 1.5V, CMOS, PSSO3, HALOGEN FREE, SOT-89, 3 PIN Fixed Positive LDO Regulator, 1.5V, CMOS, PSSO3, LEAD FREE, SOT-89, 3 PIN Fixed Positive LDO Regulator, 1.5V, CMOS, PDSO4, HALOGEN FREE, SOT-223, 4 PIN Fixed Positive LDO Regulator, 1.5V, CMOS, PSSO3, HALOGEN FREE, SOT-89, 3 PIN Fixed Positive LDO Regulator, 1.5V, CMOS, PSSO3, LEAD FREE, SOT-89, 3 PIN Fixed Positive LDO Regulator, 1.5V, CMOS, PDSO5
是否Rohs认证 符合 符合 符合 符合 符合 符合 符合
包装说明 TSOP, TSOP5/6,.11,37 HALOGEN FREE, SOT-89, 3 PIN LEAD FREE, SOT-89, 3 PIN SOP, SOT-223 HALOGEN FREE, SOT-89, 3 PIN LEAD FREE, SOT-89, 3 PIN TSOP, TSOP5/6,.11,37
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
可调性 FIXED FIXED FIXED FIXED FIXED FIXED FIXED
标称回动电压 1 0.3 V 0.3 V 0.3 V 0.3 V 0.3 V 0.3 V 0.3 V
最大绝对输入电压 7 V 7 V 7 V 7 V 7 V 7 V 7 V
JESD-30 代码 R-PDSO-G5 R-PSSO-F3 R-PSSO-F3 R-PDSO-G4 R-PSSO-F3 R-PSSO-F3 R-PDSO-G5
输出次数 1 1 1 1 1 1 1
端子数量 5 3 3 4 3 3 5
最大输出电流 1 0.6 A 0.6 A 0.6 A 0.6 A 0.6 A 0.6 A 0.6 A
标称输出电压 1 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装等效代码 TSOP5/6,.11,37 TO-243 TO-243 SOT-223 TO-243 TO-243 TSOP5/6,.11,37
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, HEAT SINK/SLUG SMALL OUTLINE, HEAT SINK/SLUG SMALL OUTLINE SMALL OUTLINE, HEAT SINK/SLUG SMALL OUTLINE, HEAT SINK/SLUG SMALL OUTLINE, THIN PROFILE
包装方法 TR TAPE AND REEL TAPE AND REEL TR TAPE AND REEL TAPE AND REEL TR
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
调节器类型 FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
表面贴装 YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
端子形式 GULL WING FLAT FLAT GULL WING FLAT FLAT GULL WING
端子节距 0.95 mm 1.5 mm 1.5 mm 2.3 mm 1.5 mm 1.5 mm 0.95 mm
端子位置 DUAL SINGLE SINGLE DUAL SINGLE SINGLE DUAL
最大电压容差 3% 3% 3% 3% 3% 3% 3%
零件包装代码 - SOT-89 SOT-89 SOT-223 SOT-89 SOT-89 -
针数 - 3 3 4 3 3 -
最大输入电压 - 7 V 7 V 7 V 7 V 7 V -
最小输入电压 - 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V -
长度 - 4.5 mm 4.5 mm 6.5 mm 4.5 mm 4.5 mm -
功能数量 - 1 1 1 1 1 -
工作温度TJ-Max - 125 °C 125 °C 125 °C 125 °C 125 °C -
最大输出电压 1 - 1.545 V 1.545 V 1.545 V 1.545 V 1.545 V -
最小输出电压 1 - 1.455 V 1.455 V 1.455 V 1.455 V 1.455 V -
峰值回流温度(摄氏度) - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
座面最大高度 - 1.7 mm 1.7 mm 1.8 mm 1.7 mm 1.7 mm -
处于峰值回流温度下的最长时间 - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
宽度 - 2.5 mm 2.5 mm 3.5 mm 2.5 mm 2.5 mm -
一个经典的问题
用Sleep()函数时,是不是程序不能进入消息物质循环了,也就是说窗口不能更新了?我有如下代码: O...
hahahuhu 嵌入式系统
C2000浮点运算注意事项——CPU和CLA的差异及误差处理技巧
C28x+FPU架构的C2000微处理器在原有的C28x定点CPU的基础上加入了一些寄存器和指令...
alan000345 微控制器 MCU
ccs v5
本帖最后由 paulhyde 于 2014-9-15 03:17 编辑 ccs v5新建ccs ...
978415657 电子竞赛
有奖直播预报名|高速总线PCIe5.0技术发展与测试分享
总线在计算机系统中是CPU、内存、输入、输出设备传递信息的公用通道;主机的各个部件通过总线相连接,...
EEWORLD社区 测试/测量
ARM设计
具体要求:输出56路隔离DC500mA,输入16路12V隔离,24路24V输入隔离,8路AD,0-...
多尔衮 ARM技术
Altera参考设计- 10-Gbps Ethernet IP User Guide
This datasheet describes the Altera® 10-Gbps ...
xiaoxin1 FPGA/CPLD
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消