MITSUBISHI MICROCOMPUTERS
e.
n.
ang
atio
cific ct to ch
e
l sp ubje
fina
s
ot a its are
is n
his tric lim
T
me
ice:
Not e para
Som
PRE
LIM
ARY
IN
4554 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
DESCRIPTION
The 4554 Group is a 4-bit single-chip microcomputer designed with
CMOS technology. Its CPU is that of the 4500 series using a
simple, high-speed instruction set. The computer is equipped with
main clock selection function, four 8-bit timers (each timer has one
or two reload register), interrupts, and LCD control circuit.
The various microcomputers in the 4554 Group include variations
of the built-in memory size as shown in the table below.
FEATURES
qMinimum
instruction execution time .................................. 0.5
µ
s
(at 6 MHz oscillation frequency, in high-speed through-mode)
qSupply
voltage
Mask ROM version ...................................................... 2.0 to 5.5 V
One Time PROM version ............................................. 2.5 to 5.5 V
(It depends on oscillation frequency and operation mode)
qTimers
Timer 1 ...................................... 8-bit timer with a reload register
Timer 2 ...................................... 8-bit timer with a reload register
Timer 3 ...................................... 8-bit timer with a reload register
Timer 4 ................................. 8-bit timer with two reload registers
Timer 5 .............................. 16-bit timer (fixed dividing frequency)
qInterrupt
........................................................................ 7 sources
qKey-on
wakeup function pins ................................................... 10
q
LCD control circuit
Segment output ........................................................................ 32
Common output .......................................................................... 4
qVoltage
drop detection circuit (Reset) ......................... Typ. 1.5 V
qWatchdog
timer
qClock
generating circuit
Main clock
(ceramic resonator/RC oscillation/internal ring oscillator)
Sub-clock
(quartz-crystal oscillation)
qLED
drive directly enabled (port D)
APPLICATION
Remot control transmitter
Product
M34554M8-XXXFP
M34554MC-XXXFP
M34554EDFP (Note)
Note:
Shipped in blank.
ROM (PROM) size
(✕ 10 bits)
8192 words
12288 words
16384 words
RAM size
(✕ 4 bits)
512 words
512 words
512 words
Package
64P6N-A
64P6N-A
64P6N-A
ROM type
Mask ROM
Mask ROM
One Time PROM
MITSUBISHI MICROCOMPUTERS
ELI
PR
.
ion. hange
icat
ecif ect to c
p
al s subj
a fin
e
not mits ar
is
his tric li
T
me
ice:
Not e para
m
So
M
ARY
IN
4554 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PIN CONFIGURATION
COM
0
COM
1
COM
2
COM
3
P0
0
P0
1
P0
2
P0
3
P1
0
P1
1
P1
2
P1
3
D
0
D
1
D
2
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
SEG
0
/V
LC3
SEG
1
/V
LC2
SEG
2
/V
LC1
SEG
3
SEG
4
SEG
5
SEG
6
SEG
7
SEG
8
SEG
9
SEG
10
SEG
11
SEG
12
SEG
13
SEG
14
SEG
15
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
32
31
30
29
28
27
26
D
4
D
5
D
6
CNV
SS
VDCE
X
CIN
X
COUT
V
DD
V
SS
X
OUT
X
IN
RESET
D
7
/CNTR0
C/CNTR1
D
8
/INT0
D
9
/INT1
M34554Mx-XXXFP
M34554EDFP
D
3
25
24
23
22
21
20
19
18
17
SEG
16
SEG
17
SEG
18
SEG
19
SEG
20
SEG
21
SEG
22
SEG
23
SEG
24
/P3
3
SEG
25
/P3
2
SEG
26
/P3
1
SEG
27
/P3
0
SEG
28
/P2
3
SEG
29
/P2
2
SEG
30
/P2
1
OUTLINE 64P6N-A
Pin configuration (top view) (4554 Group)
2
SEG
31
/P2
0
ELI
PR
4
4
4
4
M
Block diagram (4554 Group)
I/O port
Port P0
Port P1
Port P3
Port P2
ARY
IN
.
ion. hange
icat
ecif ect to c
p
al s subj
a fin
e
not mits ar
is
his tric li
T
me
ice:
Not e para
Som
Internal peripheral functions
System clock generation circuit
X
IN
-X
OUT
(Main clock)
X
CIN
-X
COUT
(Sub-clock)
Power-on reset circuit
Voltage drop detection circuit
Timer
Timer 1(8 bits)
Timer 2(8 bits)
Timer 3(8 bits)
Timer 4(8 bits)
Timer 5(16 bits)
Watchdog timer (16 bits)
Memory
ROM
8192, 12288, 16384 words
✕
10 bits
4500 series
CPU core
ALU(4 bits)
Register A (4 bits)
Register B (4 bits)
Register E (8 bits)
Register D (3 bits)
Stack register SK (8 levels)
Interrupt stack register SDP (1 level)
LCD drive control circuit
(Max.32 segments
✕
4 common)
RAM
512 words
✕
4 bits
LCD display RAM
including 32 words
✕
4 bits
Segment output
4
Common output
Port C
1
Port D
2
8
32
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
4554 Group
3
MITSUBISHI MICROCOMPUTERS
ELI
PR
.
ion. hange
icat
ecif ect to c
p
al s subj
a fin
e
not mits ar
is
his tric li
T
me
ice:
Not e para
m
So
M
ARY
IN
4554 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PERFORMANCE OVERVIEW
Parameter
Number of basic instructions
Minimum instruction execution time
Memory sizes ROM
M34554M8
M34554MC
M34554ED
RAM
Input/Output D
0
–D
7
I/O
ports
Function
136
0.5
µ
s (at 6 MHz oscillation frequency, in high-speed through mode)
8192 words
✕
10 bits
12288 words
✕
10 bits
16384 words
✕
10 bits
512 words
✕
4 bits (including LCD display RAM 32 words
✕
4 bits)
Eight independent I/O ports.
Input is examined by skip decision.
The output structure can be switched by software.
Port D
7
is also used as CNTR0 pin.
Two independent output ports.
Ports D
8
and D
9
are also used as INT0 and INT1, respectively.
4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched
by software.
4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched
by software.
4-bit input port; Port P2
0
–P2
3
are also used as SEG
31
–SEG
28
pins.
4-bit input port; Port P3
0
–P3
3
are also used as SEG
27
–SEG
24
pins.
1-bit output; Port C is also used as CNTR1 pin.
8-bit programmable timer with a reload register and has an event counter.
8-bit programmable timer with a reload register.
8-bit programmable timer with a reload register and has an event counter.
8-bit programmable timer with two reload registers.
16-bit timer, fixed dividing frequency
1/2, 1/3 bias
2, 3, 4 duty
4
32
2r
✕
3, 2r
✕
2, r
✕
3, r
✕
2 (they can be switched by software.)
7 (two for external, five for timer)
1 level
8 levels
CMOS silicon gate
64-pin plastic molded QFP (64P6N)
–20 °C to 85 °C
2 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)
D
8
, D
9
Output
P0
0
–P0
3
I/O
P1
0
–P1
3
I/O
P2
0
–P2
3
Input
P3
0
–P3
3
Input
C
Output
Timer 1
Timer 2
Timer 3
Timer 4
Timer 5
LCD control
circuit
Selective bias value
Selective duty value
Common output
Segment output
Internal resistor for
power supply
Sources
Timers
Interrupt
Nesting
Subroutine nesting
Device structure
Package
Operating temperature range
Supply
Mask ROM version
voltage
One Time PROM version 2.5 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)
Power
Active mode
2.8 mA (at room temperature, V
DD
= 5 V, f(X
IN
) = 6 MHz, f(X
CIN
) = 32 kHz, f(STCK) = f(X
IN
))
dissipation
Clock operating mode
20
µ
A (at room temperature, V
DD
= 5 V, f(X
CIN
) = 32 kHz)
At RAM back-up
0.1
µ
A (at room temperature, V
DD
= 5 V)
4
MITSUBISHI MICROCOMPUTERS
ELI
PR
.
ion. hange
icat
ecif ect to c
p
al s subj
a fin
e
not mits ar
is
his tric li
T
me
ice:
Not e para
Som
M
ARY
IN
4554 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PIN DESCRIPTION
Pin
V
DD
V
SS
CNV
SS
VDCE
Name
Power supply
Ground
CNV
SS
Voltage drop
detection circuit
enable
Reset input/output
Function
Input/Output
Connected to a plus power supply.
—
Connected to a 0 V power supply.
—
Connect CNV
SS
to V
SS
and apply “L” (0V) to CNV
SS
certainly.
—
Input
This pin is used to operate/stop the voltage drop detection circuit. When “H“ level is
input to this pin, the circuit starts operating. When “L“ level is input to this pin, the
circuit stops operating.
An N-channel open-drain I/O pin for a system reset. When the watchdog timer or the
voltage drop detection circuit cause the system to be reset, the RESET pin outputs
“L” level.
I/O pins of the main clock generating circuit. When using a ceramic resonator, con-
nect it between pins X
IN
and X
OUT
. A feedback resistor is built-in between them.
When using the RC oscillation, connect a resistor and a capacitor to X
IN
, and leave
X
OUT
pin open.
I/O pins of the sub-clock generating circuit. Connect a 32 kHz quartz-crystal oscillator
between pins X
CIN
and X
COUT
. A feedback resistor is built-in between them.
Each pin of port D has an independent 1-bit wide I/O function. The output structure
can be switched to N-channel open-drain or CMOS by software. For input use, set
the latch of the specified bit to “1” and select the N-channel open-drain. Port D
7
is
also used as CNTR0 pin.
Each pin of port D has an independent 1-bit wide output function. The output struc-
ture is N-channel open-drain. Ports D
8
and D
9
are also used as INT0 pin and INT1
pin, respectively.
Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain or CMOS by software. For input use, set the latch of the specified bit to
“1” and select the N-channel open-drain. Port P0 has a key-on wakeup function and
a pull-up function. Both functions can be switched by software.
Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain or CMOS by software. For input use, set the latch of the specified bit to
“1” and select the N-channel open-drain. Port P1 has a key-on wakeup function and
a pull-up function. Both functions can be switched by software.
Port P2 serves as a 4-bit input port.
Ports P2
0
–P2
3
are also used as SEG
31
–SEG
28
, respectively.
Port P3 serves as a 4-bit input port.
Ports P3
0
–P3
3
are also used as SEG
27
–SEG
24
, respectively.
1-bit output port. The output structure is CMOS. Port C is also used as CNTR1 pin.
LCD common output pins. Pins COM
0
and COM
1
are used at 1/2 duty, pins COM
0
–
COM
2
are used at 1/3 duty and pins COM
0
–COM
3
are used at 1/4 duty.
LCD segment output pins. SEG
0
–SEG
2
pins are used as V
LC3
–V
LC1
pins, respectively.
LCD power supply pins.
When the internal resistor is used, V
DD
pin is connected to V
LC3
pin (if luminance ad-
justment is required, V
DD
pin is connected to V
LC3
pin through a resistor).
When the external power supply is used, apply the voltage 0
≤
V
LC1
≤
V
LC2
≤
V
LC3
≤
V
DD
.
V
LC3
–V
LC1
pins are used as SEG
0
–SEG
2
pins, respectively.
CNTR0 pin has the function to input the clock for the timer 1 event counter, and to
output the timer 1 or timer 2 underflow signal divided by 2.
CNTR1 pin has the function to input the clock for the timer 3 event counter, and to
output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also
used as Ports D
7
and C, respectively.
INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func-
tion which can be switched by software. INT0 pin and INT1 pin are also used as
Ports D
8
and D
9
, respectively.
RESET
I/O
X
IN
X
OUT
X
CIN
X
COUT
D
0
–D
7
Main clock input
Main clock output
Sub-clock input
Sub-clock output
I/O port D
Input is examined by
skip decision.
Output port D
Input
Output
Input
Output
I/O
D
8
, D
9
Output
P0
0
–P0
3
I/O port P0
I/O
P1
0
–P1
3
I/O port P1
I/O
P2
0
–P2
3
P3
0
–P3
3
Port C
COM
0
–
COM
3
Input port P2
Input port P3
Output port C
Common output
Input
Input
Output
Output
Output
–
SEG
0
–SEG
31
Segment output
V
LC3
–V
LC1
LCD power supply
CNTR0,
CNTR1
Timer input/output
I/O
INT0, INT1
Interrupt input
Input
5
嵌入式系统
