D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
19-3291; Rev 1; 4/09
1.8Msps, Single-Supply, Low-Power, True-
Differential, 10-Bit ADCs with Internal Reference
General Description
The MAX1076/MAX1078 are low-power, high-speed, seri-
al-output, 10-bit, analog-to-digital converters (ADCs) that
operate at up to 1.8Msps and have an internal reference.
These devices feature true-differential inputs, offering bet-
ter noise immunity, distortion improvements, and a wider
dynamic range over single-ended inputs. A standard
SPI™/QSPI™/MICROWIRE™ interface provides the clock
necessary for conversion. These devices easily interface
with standard digital signal processor (DSP) synchronous
serial interfaces.
The MAX1076/MAX1078 operate from a single +4.75V to
+5.25V supply voltage. The MAX1076/MAX1078 include
a 4.096V internal reference. The MAX1076 has a unipolar
analog input, while the MAX1078 has a bipolar analog
input. These devices feature a partial power-down mode
and a full power-down mode for use between conver-
sions, which lower the supply current to 2mA (typ) and
1µA (max), respectively. Also featured is a separate
power-supply input (V
L
), which allows direct interfacing to
+1.8V to V
DD
digital logic. The fast conversion speed,
low-power dissipation, excellent AC performance, and DC
accuracy (±0.5 LSB INL) make the MAX1076/MAX1078
ideal for industrial process control, motor control, and
base-station applications.
The MAX1076/MAX1078 come in a 12-pin TQFN pack-
age, and are available in the extended (-40°C to +85°C)
temperature range.
o
1.8Msps Sampling Rate
o
Only 50mW (typ) Power Dissipation
o
Only 1µA (max) Shutdown Current
o
High-Speed, SPI-Compatible, 3-Wire Serial Interface
o
61dB S/(N + D) at 525kHz Input Frequency
o
Internal True-Differential Track/Hold (T/H)
o
Internal 4.096V Reference
o
No Pipeline Delays
o
Small 12-Pin TQFN Package
Features
MAX1076/MAX1078
Ordering Information
PART
MAX1076ETC+T
MAX1078ETC+T
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
PIN-
PACKAGE
12 TQFN
12 TQFN
INPUT
Unipolar
Bipolar
Applications
Data Acquisition
Bill Validation
Motor Control
Communications
Portable Instruments
+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
Pin Configuration
TOP VIEW
AIN+
12
N.C.
11
SCLK
10
Typical Operating Circuit
+4.75V TO +5.25V
10μF
0.01μF
V
DD
DIFFERENTIAL +
INPUT
VOLTAGE -
AIN+
AIN-
+1.8V TO V
DD
0.01μF
V
L
DOUT
10μF
AIN-
REF
RGND
1
2
3
9
8
7
CNVST
DOUT
V
L
MAX1076
MAX1078
MAX1076
CNVST
MAX1078
SCLK
REF
4.7μF
0.01μF
RGND
GND
μC/DSP
4
V
DD
5
N.C.
6
GND
TQFN
SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1.8Msps, Single-Supply, Low-Power, True-
Differential, 10-Bit ADCs with Internal Reference
MAX1076/MAX1078
ABSOLUTE MAXIMUM RATINGS
V
DD
to GND ..............................................................-0.3V to +6V
V
L
to GND ................-0.3V to the lower of (V
DD
+ 0.3V) and +6V
Digital Inputs
to GND .................-0.3V to the lower of (V
DD
+ 0.3V) and +6V
Digital Output
to GND ....................-0.3V to the lower of (V
L
+ 0.3V) and +6V
Analog Inputs and
REF to GND..........-0.3V to the lower of (V
DD
+ 0.3V) and +6V
RGND to GND .......................................................-0.3V to +0.3V
Maximum Current into Any Pin............................................50mA
Continuous Power Dissipation (T
A
= +70°C)
12-Pin TQFN (derate 16.9mW/°C above +70°C) ......1349mW
Operating Temperature Range
MAX107_ ETC.................................................-40°C to +85°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-60°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
DD
= +5V ±5%, V
L
= V
DD
, f
SCLK
= 28.8MHz, 50% duty cycle, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at
T
A
= +25°C.)
PARAMETER
DC ACCURACY
Resolution
Relative Accuracy
Differential Nonlinearity
Offset Error
Offset-Error Temperature
Coefficient
Gain Error
Gain Temperature Coefficient
DYNAMIC SPECIFICATIONS (f
IN
= 525kHz sine wave, V
IN
= V
REF
, unless otherwise noted.)
Signal-to-Noise Plus Distortion
Total Harmonic Distortion
Spurious-Free Dynamic Range
Intermodulation Distortion
Full-Power Bandwidth
Full-Linear Bandwidth
CONVERSION RATE
Minimum Conversion Time
Maximum Throughput Rate
Minimum Throughput Rate
Track-and-Hold Acquisition Time
Aperture Delay
Aperture Jitter
External Clock Frequency
f
SCLK
(Note 6)
t
ACQ
(Note 4)
(Note 5)
t
CONV
(Note 3)
1.8
10
104
5
30
28.8
0.556
µs
Msps
ksps
ns
ns
ps
MHz
SINAD
THD
SFDR
IMD
f
IN1
= 250kHz, f
IN2
= 300kHz
-3dB point, small-signal method
S/(N + D) > 56dB, single ended
Up to the 5th harmonic
60
61
-80
-80
-78
20
2
-74
-74
dB
dB
dB
dB
MHz
MHz
Offset nulled
±2
±1
±2
INL
DNL
(Note 1)
(Note 2)
10
±0.5
±0.5
±2
Bits
LSB
LSB
LSB
ppm/°C
LSB
ppm/°C
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2
_______________________________________________________________________________________
1.8Msps, Single-Supply, Low-Power, True-
Differential, 10-Bit ADCs with Internal Reference
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= +5V ±5%, V
L
= V
DD
, f
SCLK
= 28.8MHz, 50% duty cycle, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at
T
A
= +25°C.)
PARAMETER
ANALOG INPUTS (AIN+, AIN-)
Differential Input Voltage Range
Absolute Input Voltage Range
DC Leakage Current
Input Capacitance
Input Current (Average)
REFERENCE OUTPUT (REF)
REF Output Voltage Range
Voltage Temperature Coefficient
Load Regulation
Line Regulation
DIGITAL INPUTS (SCLK, CNVST)
Input-Voltage Low
Input-Voltage High
Input Leakage Current
DIGITAL OUTPUT (DOUT)
Output Load Capacitance
Output-Voltage Low
Output-Voltage High
Output Leakage Current
POWER REQUIREMENTS
Analog Supply Voltage
Digital Supply Voltage
Analog Supply Current,
Normal Mode
Analog Supply Current,
Partial Power-Down Mode
Analog Supply Current,
Full Power-Down Mode
V
DD
V
L
Static, f
SCLK
= 28.8MHz
I
DD
Static, no SCLK
Operational, 1.8Msps
I
DD
I
DD
f
SCLK
= 28.8MHz
No SCLK
f
SCLK
= 28.8MHz
No SCLK
Operational, full-scale input at 1.8Msps
Static, f
SCLK
= 28.8MHz
Digital Supply Current (Note 7)
Partial/full power-down mode,
f
SCLK
= 28.8MHz
Static, no SCLK (all modes)
Positive-Supply Rejection
PSR
V
DD
= 5V ±5%, full-scale input
4.75
1.8
8
5
10
2
2
1
0.3
1
0.4
0.2
0.1
±0.2
1
2.5
1
0.5
1
±3.0
µA
mV
mA
5.25
V
DD
11
7
13
mA
µA
mA
V
V
C
OUT
V
OL
V
OH
I
OL
For stated timing performance
I
SINK
= 5mA, V
L
≥
1.8V
I
SOURCE
= 1mA, V
L
≥
1.8V
Output high impedance
V
L
- 0.5V
±0.2
±10
30
0.4
pF
V
V
µA
VIL
VIH
I
IL
0.7 x V
L
0.05
±10
0.3 x V
L
V
V
µA
I
SOURCE
= 0 to 2mA
I
SINK
= 0 to 200µA
V
DD
= 4.75V to 5.25V, static
Static, T
A
= +25°C
4.086
4.096
±50
0.3
0.5
0.5
4.106
V
ppm/°C
mV/mA
mV/V
Per input pin
Time averaged at maximum throughput rate
16
75
V
IN
AIN+ - AIN-, MAX1076
AIN+ - AIN-, MAX1078
0
-V
REF
/ 2
0
V
REF
+V
REF
/ 2
V
DD
±1
V
V
µA
pF
µA
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX1076/MAX1078
_______________________________________________________________________________________
3
1.8Msps, Single-Supply, Low-Power, True-
Differential, 10-Bit ADCs with Internal Reference
MAX1076/MAX1078
TIMING CHARACTERISTICS
(V
DD
= +5V ±5%, V
L
= V
DD
, f
SCLK
= 28.8MHz, 50% duty cycle, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at
T
A
= +25°C.)
PARAMETER
SCLK Pulse-Width High
SCLK Pulse-Width Low
SCLK Rise to DOUT Transition
DOUT Remains Valid After SCLK
CNVST Fall to SCLK Fall
CNVST Pulse Width
Power-Up Time; Full Power-Down
Restart Time; Partial Power-Down
SYMBOL
t
CH
t
CL
t
DOUT
t
DHOLD
t
SETUP
t
CSW
t
PWR-UP
t
RCV
CONDITIONS
V
L
= 1.8V to V
DD
V
L
= 1.8V to V
DD
C
L
= 30pF, V
L
= 4.75V to V
DD
C
L
= 30pF, V
L
= 2.7V to V
DD
C
L
= 30pF, V
L
= 1.8V to V
DD
V
L
= 1.8V to V
DD
V
L
= 1.8V to V
DD
V
L
= 1.8V to V
DD
4
10
20
2
16
MIN
15.6
15.6
14
17
24
ns
ns
ns
ms
Cycles
ns
TYP
MAX
UNITS
ns
ns
Note 1:
Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and the offset
error have been nulled.
Note 2:
No missing codes over temperature.
Note 3:
Conversion time is defined as the number of clock cycles (16) multiplied by the clock period.
Note 4:
At sample rates below 10ksps, the input full-linear bandwidth is reduced to 5kHz.
Note 5:
The listed value of three SCLK cycles is given for full-speed continuous conversions. Acquisition time begins on the 14th ris-
ing edge of SCLK and terminates on the next falling edge of CNST. The IC idles in acquisition mode between conversions.
Note 6:
Undersampling at the maximum signal bandwidth requires the minimum jitter spec for SINAD performance.
Note 7:
Digital supply current is measured with the V
IH
level equal to V
L
, and the V
IL
level equal to GND.
V
L
CNVST
t
CSW
t
SETUP
SCLK
t
CL
t
CH
DOUT
DOUT
6kΩ
DOUT
t
DHOLD
t
DOUT
6kΩ
GND
a) HIGH-Z TO V
OH
, V
OL
TO V
OH
,
AND V
OH
TO HIGH-Z
C
L
C
L
GND
b) HIGH-Z TO V
OL
, V
OH
TO V
OL
,
AND V
OL
TO HIGH-Z
Figure 1. Detailed Serial-Interface Timing
Figure 2. Load Circuits for Enable/Disable Times
4
_______________________________________________________________________________________
