Operating Temperature Range ......................... -40°C to +125°C
Junction Temperature ......................................................+150°C
Storage Temperature Range ............................ -65°C to +150°C
Lead Temperature (soldering, 10s) ................................. +300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Electrical Characteristics
(V
CC
= full range, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
CC
= +5.0V and T
A
= +25°C, reset not
asserted.) (Note 1)
PARAMETER
Supply Voltage Range
(Note 1)
SYMBOL
CONDITIONS
T
A
= 0°C to +125°C
V
CC
T
A
= -40°C to +125°C
I
CC
No load
MAX6803/MAX6804
MAX6805
MAX6803/MAX6804
MAX6805
V
CC
= +3.0V
V
CC
= +5.0V
T
A
= +25°C
T
A
= -40°C to +125°C
V
TH
- 1.8%
V
TH
- 3%
1
20
100
1
50
0.1
V
IL
V
IH
I
SINK
= 50µA, V
CC
≥ 1.0V
I
SINK
= 1.2mA, V
CC
≥ 2.5V
I
SINK
= 3.2mA, V
CC
≥ 4.25V
I
SOURCE
= 500µA, V
CC
≥ 3.0V
I
SOURCE
= 800µA, V
CC
≥ 5.0V
0.8 × V
CC
0.8 × V
CC
0.7 × V
CC
12
V
OL
Reset
asserted
Reset not
asserted
20
30
0.4
0.3
0.4
V
V
0.3 × V
CC
MIN
0.7
1.0
0.78
1.2
4
5
V
TH
V
TH
30
1.5
30
150
2
40
200
µs
ns
µs
V
kW
ms
TYP
MAX
5.5
5.5
5.5
5.5
10
12
V
TH
+ 1.8%
V
TH
+ 3%
µA
V
UNITS
Supply Current
Reset Threshold
V
TH
MAX680_US_ _D_-T,
Table 1
V
CC
falling at 10V/ms
MAX680_US_ _D1-T
V
VCC Falling Reset Delay
Reset Active Timeout Period
MR
Minimum Pulse Width
MR
Glitch Immunity
MR
Reset Delay
MR
Input Voltage
MR
Pullup Resistance
RESET
Output Low Voltage
(MAX6804/MAX6805)
RESET
Output High Voltage
(MAX6804)
t
RP
µs
MAX680_US_ _D2-T
MAX680_US_ _D3-T
V
OH
www.maximintegrated.com
Maxim Integrated
│
2
MAX6803/MAX6804/
MAX6805
Electrical Characteristics (continued)
4-Pin, Low-Power
µP Reset Circuits with Manual Reset
(V
CC
= full range, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
CC
= +5.0V and T
A
= +25°C, reset not
asserted.) (Note 1)
PARAMETER
SYMBOL
V
OH
Reset
asserted
Reset not
asserted
CONDITIONS
I
SOURCE
= 1µA, V
CC
≥ 1.0V
I
SOURCE
= 200µA, V
CC
≥ 1.8V
I
SINK
= 1.2mA, V
CC
≥ 3.0V
I
SINK
= 3.2mA, V
CC
≥ 5.0V
MIN
TYP
MAX
UNITS
V
0.3
0.4
0.5
RESET Output Voltage
(MAX6803)
0.8 × V
CC
0.8 × V
CC
I
SOURCE
= 800µA, V
CC
≥ 4.25V
0.8 × V
CC
V
µA
V
OL
RESET
Output Leakage Current
(MAX6805)
V
CC
> V
TH
,
RESET
not asserted
Note 1:
All parts are production tested at T
A
= +25°C. Over temperature limits are guaranteed by design and not production tested.
Note 2:
I
SOURCE
for the MAX6803 is 100nA; I
SINK
for the MAX6804 is 100nA; I
SINK
for the MAX6805 is 50µA.
Typical Operating Characteristics
SUPPLY CURRENT
vs. TEMPERATURE
MAX6803/04/05 toc01
(Reset not asserted, T
A
= +25°C, unless otherwise noted.)
NORMALIZED RESET TIMEOUT PERIOD
vs. TEMPERATURE
MAX6803/04/05 toc02
OUTPUT-VOLTAGE LOW
vs. SUPPLY VOLTAGE
V
TH
= 2.93V
I
SINK
= 500µA
RESET
+125°C
+85°C
+25°C
MAX6803/04/05 toc03
6.5
6.0
5.5
I
CC
(µA)
5.0
4.5
4.0
3.5
3.0
-50
-25
0
25
50
75
100
V
CC
= +3.3V
V
CC
= +5.0V
1.050
NORMALIZED RESET TIMEOUT PERIOD
1.040
1.030
1.020
1.010
1.000
0.990
0.980
0.970
0.960
0.950
-50
-25
0
25
50
75
100
80
OUTPUT-VOLTAGE LOW (mV)
60
40
-40°C
20
125
125
0
1.0
1.5
2.0
V
CC
(V)
2.5
3.0
TEMPERATURE (°C)
TEMPERATURE (
°
C)
OUTPUT-VOLTAGE HIGH
vs. SUPPLY VOLTAGE
OUTPUT-VOLTAGE HIGH (V
CC
- V
OH
) (mV)
MAXIMUM TRANSIENT DURATION (µs)
V
TH
= 2.93V
I
SINK
= 100µA
RESET ASSERTED
(MAX6803)
+125°C
+85°C
25
-40°C
1.0
1.5
2.0
V
CC
(V)
2.5
3.0
MAX6803/04/05 toc04
MAX6803/04/05 toc05
75
POROPAGATION DELAY (µs)
500
400
300
200
100
0
RESET DOES
NOT OCCUR
0.1
RESET OCCURS
90
80
70
60
50
40
30
20
10
0
V
CC
= FALLING AT 10V/ms
-50
-25
0
25
50
75
100
V
CC
= FALLING AT 1V/ms
50
+25°C
0
100
1000
RESET COMPARATOR OVERDRIVE (mV)
1
10
125
TEMPERATURE (
°
C)
www.maximintegrated.com
Maxim Integrated
│
3
MAX6803/04/05 toc06
100
600
MAXIMUM TRANSIENT DURATION
vs. RESET COMPARATOR OVERDRIVE
100
V
CC
FALLING PROPAGATION DELAY
vs. TEMPERATURE
MAX6803/MAX6804/
MAX6805
Pin Description
PIN
MAX6803
1
MAX6804
MAX6805
1
GND
Ground
NAME
4-Pin, Low-Power
µP Reset Circuits with Manual Reset
FUNCTION
—
2
RESET
Active-Low Reset Output.
RESET
is asserted while V
CC
is below the reset
threshold, or while
MR
is asserted.
RESET
remains asserted for a reset
timeout period (t
RP
) after V
CC
rises above the reset threshold or
MR
is
deasserted.
RESET
on the MAX6804 is push/pull.
RESET
on the MAX6805
is open-drain.
Active-High Reset Output. RESET is asserted high while V
CC
is below the
reset threshold or while
MR
is asserted, and RESET remains asserted for a
reset timeout period (tRP) after V
CC
rises above the reset threshold or
MR
is deasserted. RESET on the MAX6803 is push/pull.
Manual-Reset Input. A logic low on
MR
asserts reset. Reset remains
asserted as long as
MR
is low, and for the reset timeout period (t
RP
) after
MR
goes high. Leave unconnected or connect to V
CC
if not used.
Supply Voltage Input
2
—
RESET
3
4
3
4
MR
V
CC
Applications Information
Manual-Reset Input
Many µP-based products require manual-reset capability,
allowing the operator, a test technician, or external logic
circuitry to initiate a reset. A logic low on
MR
asserts reset.
Reset remains asserted while
MR
is low, and for the reset
active timeout period after
MR
returns high.
MR
has an
internal 20kW pullup resistor, so it can be left unconnected
if not used. Connect a normally open momentary switch
from
MR
to GND to create a manual-reset function;
external debounce circuitry is not required.
shows the maximum pulse width that a negative-going
V
CC
transient may typically have without issuing a reset
signal. As the amplitude of the transient increases, the
maximum allowable pulse width decreases.
Ensuring a Valid Reset Output Down to
V
CC
= 0
Interfacing to µPs with
Bidirectional Reset Pins
When V
CC
falls below 1V and approaches the minimum
operating voltage of 0.7V, push/pull-structured reset
FPGA/CPLD
