FUJITSU SEMICONDUCTOR
Data Sheet (Advance Information)
Advance Information
16-bit Proprietary Microcontroller
CMOS
F
2
MC-16LX MB90495 Series
MB90497/F497
1. OUTLINE
The MB90495-series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications.
Its main feature is the on-chip CAN Interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message
buffer scheme, including 8 message buffers, and so offering more functions than a normal full CAN approach.
With the new 0.5 mm CMOS technology, Fujitsu now also offers on-chip FLASH-ROM program memory. An internal voltage
booster removes the necessity for a second programming voltage. An on-chip voltage regulator provides 3V to the internal MCU
core. This creates a major advantage in terms of EMI and power consumption.
The internal PLL clock frequency multiplier provides an internal 62.5 nsec instruction cycle time from an external 4 MHz clock. A
32kHz Subsystem clock has been included for power saving modes and real time measurement.
There are 2 on-chip UART’s, which also provide synchronous communication modes. Furthermore the MCU features an 8 chan-
nel ADC, 8 channel External interrupt controller, two 16 bit PPG channels, 4 channel Input Capture Unit and a 16-bit free running
I/O-timer.
MB90495 Series Data Sheet (Advance Information)
1 / 40
FME EMDC June 19, 2000
MB90495 Series
2. FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
16-bit core CPU; 4MHz external clock (16 MHz internal, 62.5 ns instruction cycle time)
32kHz Subsystem Clock
0.5 mm CMOS Technology
Internal voltage regulator supports 3V MCU core, offering low EMI and low power consump-
tion figures
64 KB FLASH ROM; supports automatic programming, 10.000 erase cycles, 10 year data
retention time and no second programming voltage required
2 KB static RAM
FULL-CAN interface; conforming to Version 2.0 Part A and Part B, flexible message buffering
(mailbox and FIFO buffering can be mixed)
2 UART’s; both offering synchronous communication modes.
Powerful interrupt functions (8 programmable priority levels; 8 external interrupts)
I/O Timer
A/D Converter: 8 channel analogue inputs (Resolution 10 bits or 8 bits)
ICU (Input capture) 16bit * 4ch
PPG (Programmable Pulse Generator) 16bit * 2ch; Can be configured as 8bit * 4ch
Optimised instruction set for controller applications
(bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety
of pointers)
4-byte instruction execution queue
Signed multiply (16bit*16bit) and divide (32bit/16bit) instructions available
Program Patch Function
Fast Interrupt processing
16-bit reload timer: 2 channels
Low Power Consumption - Several different Lo-Power modes: (Sleep, Stop, Watch,...)
Package:
QFP-64; 12mm x 12mm body, 0.65mm pin pitch
QFP-64; 20mm x 18mm body, 1.0mm pin pitch
•
•
•
•
•
•
•
•
MB90495 Series Data Sheet (Advance Information)
2 / 40
FMG EMDC June 19, 2000
MB90495 Series
3. PRODUCT LINEUP
The following table provides an overview of the MB90495 Series
Features
CPU
System clock
MB90F497
F2MC-16LX CPU
On-chip PLL clock multiplier (x1, x2, x3, x4, 1/2 when PLL stop)
Minimum instruction execution time: 62.5 ns (4 MHz osc. PLL x4)
Boot-block
Flash memory 64 Kbytes
2 Kbytes
0.5 mm CMOS with on-chip voltage regulator
for internal power supply + Flash memory On-
chip charge pump for programming voltage
MB90497
ROM
RAM
Mask ROM 64 Kbytes
2 Kbytes
0.5 mm CMOS with on-chip voltage regulator for
internal power supply
Technology
Operating
voltage range
Temperature
range
Package
5 V +/- 10%
- 40 to 85
°C
QFP64
MB90495 Series Data Sheet (Advance Information)
3 / 40
FME EMDC June 19, 2000
MB90495 Series
4. BLOCK DIAGRAM
X0,X1
RSTX
X0A, X1A
Clock
Controller
Watch
Timer
Time Base
Timer
RAM
2K
ROM/Flash
64K
Prescaler
16LX
CPU
IO Timer
Input
Capture
4ch
16-bit
PPG
2ch
FRCK
IN[3:0]
PPG[3:0]
Prescaler
FMC-16 Bus
SOT1
SCK1
SIN1
UART 1
(SCI)
CAN
RX
TX
SOT 0
SCK0
SIN0
AVCC
AVSS
AN[7:0]
AVR
ADTG
External
Interrupt
INT[7:0]
UART 0
(SCI)
16bit Reload
Timer
2ch
10-bit ADC
8ch
TIN[1:0]
TOT[1:0]
MB90495 Series Data Sheet (Advance Information)
4 / 40
FMG EMDC June 19, 2000
5. PIN ASSIGNMENT
P43/TX
VSS
P30/ALE/SOUT0
P31/RDX/SCK0
P32/WRLX/SIN0
P33/WRHX
P34/HRQ
P35/HAKX
VCC
C
P36/FRCK/RDY
P37/ADTG/CLK
P40/SIN1
P41/SCK1
P42/SOUT1
P44/RX
P31/RDX/SCK0
P32/WRLX/SIN0
P33/WRHX
P34/HRQ
P35/HAKX
VCC
C
P36/FRCK/RDY
P37/ADTG/CLK
P40/SIN1
P41/SCK1
P42/SOUT1
P43/TX
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
52
53
54
55
56
57
58
59
60
61
62
63
64
MB90495 Series Data Sheet (Advance Information)
51
50
49
48
48
P27/INT7/A23
P26/INT6/A22
P44/RX
QFP-64
QFP-64
Figure 5.2 FPT-64P-M06
Package code (mold)
FPT-64P-M09
P61/INT1
P62/INT2
P50/AN0
P51/AN1
P52/AN2
P53/AN3
P54/AN4
P55/AN5
P56/AN6
P57/AN7
AVCC
AVR
AVSS
P60/INT0
X0A
X1A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P30/ALE/SOUT0
VSS
P27/INT7/A23
P26/INT6/A22
P25/INT5/A21
P24/INT4/A20
P23/TOUT1/A19
P22/TIN1/A18
P21/TOUT0/A17
P20/TIN0/A16
P17/PPG3/AD15
P16/PPG2/AD14
P15/PPG1/AD13
P14/PPG0/AD12
P13/IN3/AD11
P12//IN2/AD10
P11/IN1/AD09
P10/IN0/AD08
P07/AD07
Figure 5.1 FPT-64P-M09
Package code (mold)
FPT-64P-M06
5 / 40
P61/INT1
P62/INT2
P50/AN0
P51/AN1
P52/AN2
P53/AN3
P54/AN4
P55/AN5
P56/AN6
P57/AN7
AVCC
AVR
AVSS
P60/INT0
X0A
X1A
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P25/INT5/A21
P24/INT4/A20
P23/TOUT1/A19
P22/TIN1/A18
P21/TOUT0/A17
P20/TIN0/A16
P17/PPG3/AD15
P16/PPG2/AD14
P15/PPG1/AD13
P14/PPG0/AD12
P13/IN3/AD11
P12//IN2/AD10
P11/IN1/AD09
P10/IN0/AD08
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
P63/INT3
MD0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
P06/AD06
P07/AD07
P05/AD05
P04/AD04
P03/AD03
P02/AD02
P01/AD01
P00/AD00
VSS
X1
X0
MD2
MD1
RSTX
MD0
P63/INT3
32
31
30
29
28
27
26
25
24
23
22
21
20
P06/AD06
P05/AD05
P04/AD04
P03/AD03
P02/AD02
P01/AD01
P00/AD00
VSS
X1
X0
MD2
MD1
RSTX
MB90495 Series
FME EMDC June 19, 2000
微控制器 MCU
