SPANSION Flash Memory
Data Sheet
TM
September 2003
TM
This document specifies SPANSION memory products that are now offered by both Advanced Micro Devices and
Fujitsu. Although the document is marked with the name of the company that originally developed the specification,
these products will be offered to customers of both AMD and Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a SPANSION
revisions will occur when appropriate, and changes will be noted in a revision summary.
TM
product. Future routine
Continuity of Ordering Part Numbers
AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these
products, please use only the Ordering Part Numbers listed in this document.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about SPANSION
solutions.
TM
memory
FUJITSU SEMICONDUCTOR
DATA SHEET
DS05-20850-4E
FLASH MEMORY
CMOS
8M (1M
×
8) BIT
MBM29F080A
-55/-70/-90
s
GENERAL DESCRIPTION
The MBM29F080A is a 8 M-bit, 5.0 V-Only Flash memory organized as 1 M bytes of 8 bits each. The 1 M bytes
of data is divided into 16 sectors of 64 K bytes for flexible erase capability. The 8 bit of data will appear on DQ
0
to DQ
7
. The MBM29F080A is offered in a 48-pin TSOP(I), 40-pin TSOP and 44-pin SOP packages. This device
,
is designed to be programmed in-system with the standard system 5.0 V V
CC
supply. A 12.0 V V
PP
is not required
for program or erase operations. The device can also be reprogrammed in standard EPROM programmers.
The standard MBM29F080A offers access times between 55 ns and 90 ns allowing operation of high-speed
microprocessors without wait states. To eliminate bus contention the device has separate chip enable (CE), write
enable (WE), and output enable (OE) controls.
The MBM29F080A is command set compatible with JEDEC standard E
2
PROMs. Commands are written to the
command register using standard microprocessor write timings. Register contents serve as input to an internal
state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses
and data needed for the programming and erase operations. Reading data out of the device is similar to reading
from 12.0 V Flash or EPROM devices.
The MBM29F080A is programmed by executing the program command sequence. This will invoke the Embedded
Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies
proper cell margin. Each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished
by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal
algorithm that automatically preprograms the array if it is not already programmed before executing the erase
operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.
(Continued)
s
PRODUCT LINE UP
Part No.
Ordering Part No.
V
CC
= 5.0 V ±5%
V
CC
= 5.0 V ±10%
-55
—
55
55
30
MBM29F080A
—
-70
70
70
30
—
-90
90
90
40
Max Address Access Time (ns)
Max CE Access Time (ns)
Max OE Access Time (ns)
MBM29F080A
-55/-70/-90
(Continued)
This device also features a sector erase architecture. The sector erase mode allows for sectors of memory to
be erased and reprogrammed without affecting other sectors. A sector is typically erased and verified within 1
second (if already completely preprogrammed). The MBM29F080A is erased when shipped from the factory.
The MBM29F080A device also features hardware sector group protection. This feature will disable both program
and erase operations in any combination of eight sector groups of memory.
A sector group consists of four
adjacent sectors grouped in the following pattern: sectors 0-1, 2-3, 4-5, 6-7, 8-9, 10-11, 12-13, and 14-15.
Fujitsu has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of
time to read data from or program data to a non-busy sector. Thus, true background erase can be achieved.
The device features single 5.0 V power supply operation for both read and program functions. Internally generated
and regulated voltages are provided for the program and erase operations. A low V
CC
detector automatically
inhibits write operations during power transitions. The end of program or erase is detected by Data Polling of
DQ
7
, or by the Toggle Bit I feature on DQ
6
or RY/BY output pin. Once the end of a program or erase cycle has
been completed, the device automatically resets to the read mode.
The MBM29F080A also has a hardware RESET pin. When this pin is driven low, execution of any Embedded
Program or Embedded Erase operations will be terminated. The internal state machine will then be reset into
the read mode. The RESET pin may be tied to the system reset circuity. Therefore, if a system reset occurs
during the Embedded Program or Embedded Erase operation, the device will be automatically reset to a read
mode. This will enable the system microprocessor to read the boot-up firmware from the Flash memory.
Fujitsu's Flash technology combines years of EPROM and E
2
PROM experience to produce the highest levels
of quality, reliability, and cost effectiveness. The MBM29F080A memory electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM
programming mechanism of hot electron injection.
s
FEATURES
•
•
Single 5.0 V read, write, and erase
Minimizes system level power requirements
Compatible with JEDEC-standard commands
Pinout and software compatible with single-power supply Flash
Superior inadvertent write protection
48-pin TSOP(I) (Package Suffix: PFTN-Normal Bend Type, PFTR-Reverse Bend Type)
40-pin TSOP(I) (Package Suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type)
44-pin SOP (Package Suffix: PF)
Minimum 100,000 write/erase cycles
High performance
55 ns maximum access time
Sector erase architecture
Uniform sectors of 64 K bytes each
Any combination of sectors can be erased. Also supports full chip erase.
Embedded Erase™ Algorithms
Automatically pre-programs and erases the chip or any sector
Embedded Program™ Algorithms
Automatically programs and verifies data at specified address
Data Polling and Toggle Bit feature for detection of program or erase cycle completion
Ready/Busy output (RY/BY)
Hardware method for detection of program or erase cycle completion
Low V
CC
write inhibit
≤
3.2 V
•
•
•
•
•
•
•
•
•
2
(Continued)
MBM29F080A
-55/-70/-90
(Continued)
• Hardware RESET pin
Resets internal state machine to the read mode
• Erase Suspend/Resume
Supports reading or programming data to a sector not being erased
• Sector group protection
Hardware method that disables any combination of sector groups from write or erase operation (a sector group
consists of 2 adjacent sectors of 64 K bytes each)
• Temporary sector groups unprotection
Temporary sector unprotection via the RESET pin
s
PACKAGES
48-pin plastic TSOP(1)
Marking Side
48-pin plastic TSOP(1)
Marking Side
(FPT-48P-M19)
(FPT-48P-M20)
40-pin plastic TSOP(1)
Marking Side
40-pin plastic TSOP(1)
Marking Side
(FPT-40P-M06)
(FPT-40P-M07)
44-pin plastic SOP
(FPT-44P-M16)
3
MBM29F080A
-55/-70/-90
s
PIN ASSIGNMENTS
TSOP(I)
N.C.
N.C.
A
19
A
18
A
17
A
16
A
15
A
14
A
13
A
12
CE
V
CC
N.C.
RESET
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
N.C.
N.C.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
N.C.
N.C.
N.C.
N.C.
WE
OE
RY/BY
DQ
7
DQ
6
DQ
5
DQ
4
V
CC
V
SS
V
SS
DQ
3
DQ
2
DQ
1
DQ
0
A
0
A
1
A
2
A
3
N.C.
N.C.
(Marking Side)
MBM29F080A
Normal Bend
FPT-48P-M19
N.C.
N.C.
A
4
A
5
A
6
A
7
A
8
A
9
A
10
A
11
RESET
N.C.
V
CC
CE
A
12
A
13
A
14
A
15
A
16
A
17
A
18
A
19
N.C.
N.C.
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
(Marking Side)
MBM29F080A
Reverse Bend
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
N.C.
N.C.
A
3
A
2
A
1
A
0
DQ
0
DQ
1
DQ
2
DQ
3
V
SS
V
SS
V
CC
DQ
4
DQ
5
DQ
6
DQ
7
RY/BY
OE
WE
N.C.
N.C.
N.C.
N.C.
FPT-48P-M20
(Continued)
4
