MC10E136, MC100E136
5V ECL 6-Bit Universal
Up/Down Counter
Description
The MC10E/100E136 is a 6-bit synchronous, presettable,
cascadable universal counter. The device generates a look-ahead-carry
output and accepts a look-ahead-carry input. These two features allow
for the cascading of multiple E136’s for wider bit width counters that
operate at very nearly the same frequency as the stand alone counter.
The CLOUT output will pulse LOW for one clock cycle one count
before the E136 reaches terminal count. The COUT output will pulse
LOW for one clock cycle when the counter reaches terminal count.
For more information on utilizing the look-ahead-carry features of the
device please refer to the applications section of this data sheet. The
differential COUT output facilitates the E136’s use in programmable
divider and self-stopping counter applications.
Unlike the H136 and other similar universal counter designs, the E136
carry−out and look-ahead-carry−out signals are registered on chip.
This design alleviates the glitch problem seen on many counters
where the carry out signals are merely gated. Because of this
architecture there are some minor functional differences between the
E136 and H136 counters. The user, regardless of familiarity with the
H136, should read this data sheet carefully. Note specifically (see
logic diagram) the operation of the carry out outputs and the
look-ahead-carry in input when utilizing the master reset.
When left open all of the input pins will be pulled LOW via an input
pull−down resistor. The master reset is an asynchronous signal which
when asserted will force the Q outputs LOW.
The Q outputs need not be terminated for the E136 to function
properly, in fact if these outputs will not be used in a system it is
recommended to save power and minimize noise that they be left
open. This practice will minimize switching noise which can reduce
the maximum count frequency of the device or significantly reduce
margins against other noise in the system.
The 100 Series contains temperature compensation.
Features
http://onsemi.com
PLCC−28
FN SUFFIX
CASE 776
MARKING DIAGRAM*
1
MCxxxE136G
AWLYYWW
xxx
A
WL
YY
WW
G
= 10 or 100
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
•
•
•
•
•
550 MHz Count Frequency
Fully Synchronous Up and Down Counting
Look-Ahead-Carry Input and Output
Asynchronous Master Reset
PECL Mode Operating Range: V
CC
= 4.2 V to 5.7 V
with V
EE
= 0 V
•
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
=
−4.2
V to
−5.7
V
•
Internal Input 50 kW Pulldown Resistors
•
ESD Protection: Human Body Model: > 2 kV,
Machine Model: > 200 V
•
Meets or Exceeds JEDEC Standard EIA/JESD78
•
•
•
•
IC Latchup Test
Moisture Sensitivity Level: Pb = 1; Pb−Free = 3
For Additional Information, see Application Note
AND8003/D
Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen Index: 28 to 34
Transistor Count = 506 devices
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
November, 2006
−
Rev. 9
1
Publication Order Number:
MC10E136/D
MC10E136, MC100E136
CLOUT
COUT
COUT
Q3
Q2
V
CC
V
CCO
QM1
Q5
D Q
RQ
Bits 2 − 4
D Q
RQ
D Q
RQ
D Q
S
2
CLIN
MR
CLK
S1
S2
CIN
D0
Q0 D1
Q1
D2 − D4
Q2 − Q4 D5
COUT
COUT
CLOUT
QM0
QM0
D3
26
27
28
1
2
3
4
5
6
7
8
9
10
25
D4
24
D5
23
V
CCO
22
Q5
21
Q4
20
V
CCO
19
18
17
16
S2
S1
V
EE
CLK
CIN
CLIN
Pinout: 28-lead PLCC
(Top View)
15
14
13
12
11
D1
MR
D0 V
CCO
Q0
Q1 V
CCO
* All V
CC
and V
CCO
pins are tied together on the die.
Warning: All V
CC
, V
CCO
, and V
EE
pins must be externally con-
nected to Power Supply to guarantee proper operation.
Figure 1. 28−Lead Pinout
Table 1. PIN DESCRIPTION
PIN
D
0
−
D
5
Q
0
−
Q
5
S1, S2
MR
CLK
COUT,
COUT
CLOUT
CIN
CLIN
V
CC
, V
CCO
V
EE
FUNCTION
ECL Preset Data Inputs
ECL Data Outputs
Mode Control Pins
Master Reset
ECL Clock Input
ECL Differential Carry-Out Output (Active
LOW)
ECL Look-Ahead-Carry Out (Active LOW)
ECL Carry-In Input (Active LOW)
ECL Look-Ahead-Carry In Input (Active LOW)
Positive Supply
Negative Supply
Table 2. FUNCTION TABLE
(Expanded Truth Table on page 3)
S1
L
L
L
H
H
H
X
S2
L
H
H
L
L
H
X
CIN
X
L
H
L
H
X
X
MR
L
L
L
L
L
L
H
CLK
Z
Z
Z
Z
Z
Z
X
FUNCTION
Preset Parallel Data
Increment (Count Up)
Hold Count
Decrement (Count Down)
Hold Count
Hold Count
Reset (Qn = LOW)
Figure 2. E136 Universal Up/Down Counter Logic
Diagram
http://onsemi.com
Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions
are achieved internally without incurring a full gate delay
D2
D Q
SQ
D Q
S
MC10E136, MC100E136
Table 3. EXPANDED TRUTH TABLE
Function
Preset
Down
S1
L
H
H
H
H
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
X
S2
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
H
L
H
H
H
H
H
H
H
H
H
H
H
X
MR
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
CIN
X
L
L
L
L
X
L
L
L
L
L
L
X
X
L
H
L
H
H
H
L
L
L
X
L
L
H
L
H
H
L
L
L
L
L
X
CLIN
X
L
L
L
L
X
L
L
L
L
L
L
X
X
L
L
L
L
L
H
H
L
L
X
L
L
L
L
L
H
L
L
L
L
L
X
CLK
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
X
D5
L
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
D4
L
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
D3
L
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
D2
L
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
D1
H
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
D0
H
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
Q5
L
L
L
L
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
Q4
L
L
L
L
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
Q3
L
L
L
L
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
Q2
L
L
L
L
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
Q1
H
H
L
L
H
L
L
H
H
L
L
H
H
H
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
L
L
H
H
L
Q0
H
L
H
L
H
L
H
L
H
L
H
L
L
L
H
H
L
L
L
L
L
L
L
L
H
L
L
H
H
H
H
L
H
L
H
L
COUT
H
H
H
L
H
H
H
H
L
H
H
H
H
H
H
H
L
H
H
H
L
L
L
H
H
H
H
L
H
H
L
H
H
H
H
H
CLOUT
H
H
L
H
H
H
H
L
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
Preset
Up
Hold
Down
Hold
Down
Hold
Hold
Hold
Preset
Up
Hold
Up
Hold
Hold
Up
Reset
Z = Low to High Transition
http://onsemi.com
3
MC10E136, MC100E136
Table 4. MAXIMUM RATINGS
Symbol
V
CC
V
EE
V
I
I
out
T
A
T
stg
q
JA
q
JC
V
EE
T
sol
Parameter
PECL Mode Power Supply
NECL Mode Power Supply
PECL Mode Input Voltage
NECL Mode Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction−to−Ambient)
Thermal Resistance (Junction−to−Case)
PECL Operating Range
NECL Operating Range
Wave Solder
Pb
Pb−Free
0 lfpm
500 lfpm
Standard Board
PLCC−28
PLCC−28
PLCC−28
Condition 1
V
EE
= 0 V
V
CC
= 0 V
V
EE
= 0 V
V
CC
= 0 V
Continuous
Surge
V
I
v
V
CC
V
I
w
V
EE
Condition 2
Rating
8
−8
6
−6
50
100
0 to +85
−65
to +150
63.5
43.5
22 to 26
4.2 to 5.7
−5.7
to
−4.2
265
265
Unit
V
V
V
V
mA
mA
°C
°C
°C/W
°C/W
°C/W
V
V
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
Table 5. 10E SERIES PECL DC CHARACTERISTICS
V
CCx
= 5.0 V; V
EE
= 0.0 V (Note 1)
0°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
0.5
0.3
3980
3050
3830
3050
Min
Typ
125
4070
3210
3995
3285
Max
150
4160
3370
4160
3520
150
0.5
0.25
4020
3050
3870
3050
Min
25°C
Typ
125
4105
3210
4030
3285
Max
150
4190
3370
4190
3520
150
0.3
0.2
4090
3050
3940
3050
Min
85°C
Typ
125
4185
3227
4110
3302
Max
150
4280
3405
4280
3555
150
Unit
mA
mV
mV
mV
mV
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary
−0.46
V / +0.06 V.
2. Outputs are terminated through a 50
W
resistor to V
CC
−
2.0 V.
http://onsemi.com
4
MC10E136, MC100E136
Table 6. 10E SERIES NECL DC CHARACTERISTICS
V
CCx
= 0.0 V; V
EE
=
−5.0
V (Note 3)
0°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 4)
Output LOW Voltage (Note 4)
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
0.5
0.3
−1020
−1950
−1170
−1950
Min
Typ
125
−930
−1790
−1005
−1715
Max
150
−840
−1630
−840
−1480
150
0.5
0.065
−980
−1950
−1130
−1950
Min
25°C
Typ
125
−895
−1790
−970
−1715
Max
150
−810
−1630
−810
−1480
150
0.3
0.2
−910
−1950
−1060
−1950
Min
85°C
Typ
125
−815
−1773
−890
−1698
Max
150
−720
−1595
−720
−1445
150
Unit
mA
mV
mV
mV
mV
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
3. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary
−0.46
V / +0.06 V.
4. Outputs are terminated through a 50
W
resistor to V
CC
−
2.0 V.
Table 7. 100E SERIES PECL DC CHARACTERISTICS
V
CCx
= 5.0 V; V
EE
= 0.0 V (Note 5)
0°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 6)
Output LOW Voltage (Note 6)
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
0.5
0.3
3975
3190
3835
3190
Min
Typ
125
4050
3295
3975
3355
Max
150
4120
3380
4120
3525
150
0.5
0.25
3975
3190
3835
3190
Min
25°C
Typ
125
4050
3255
3975
3355
Max
150
4120
3380
4120
3525
150
0.5
0.2
3975
3190
3835
3190
Min
85°C
Typ
140
4050
3260
3975
3355
Max
170
4120
3380
4120
3525
150
Unit
mA
mV
mV
mV
mV
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary
−0.46
V / +0.8 V.
6. Outputs are terminated through a 50
W
resistor to V
CC
−
2.0 V.
Table 8. 100E SERIES NECL DC CHARACTERISTICS
V
CCx
= 0.0 V; V
EE
=
−5.0
V (Note 7)
0°C
Symbol
I
EEf
V
OH
V
OL
V
IH
V
IL
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 8)
Output LOW Voltage (Note 8)
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
0.5
0.3
−1025
−1810
−1165
−1810
Min
Typ
125
−950
−1705
−1025
−1645
Max
150
−880
−1620
−880
−1475
150
0.5
0.25
−1025
−1810
−1165
−1810
Min
25°C
Typ
125
−950
−1745
−1025
−1645
Max
150
−880
−1620
−880
−1475
150
0.5
0.2
−1025
−1810
−1165
−1810
Min
85°C
Typ
140
−950
−1740
−1025
−1645
Max
170
−880
−1620
−880
−1475
150
Unit
mA
mV
mV
mV
mV
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
7. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary
−0.46
V / +0.8 V.
8. Outputs are terminated through a 50
W
resistor to V
CC
−
2.0 V.
http://onsemi.com
5
国产芯片交流
