D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MIC68200
2A Sequencing LDO with Tracking
and Ramp Control™
General Description
The MIC68200 is a high peak current LDO regulator
designed specifically for powering applications such
as FPGA core voltages that require high start up
current with lower nominal operating current. Capable
of sourcing 2A of current for start-up, the MIC68200
provides high power from a small MLF
®
leadless
package. The MIC68200 can also implement a variety
of power-up and power-down protocols such as
sequencing, tracking, and ratiometric tracking.
The MIC68200 operates from a wide input range of
1.65V to 5.5V, which includes all of the main supply
voltages commonly available today. It is designed to
drive digital circuits requiring low voltage at high
currents (i.e. PLDs, DSP, microcontroller, etc.). The
MIC68200 incorporates a delay pin (DLY) for control
of power on reset output (POR) at turn-on and power-
down delay at turn-off. In addition there is a ramp
control pin (RC) for either tracking applications or
output voltage slew rate adjustment at turn-on. This is
important in applications where the load is highly
capacitive and in-rush currents can cause supply
voltages to fail and microprocessors or other complex
logic chips to hang up.
Multiple MIC68200s can be daisy chained in two
modes. In tracking mode the output voltage of the
Master drives the RC pin of a Slave so that the Slave
tracks the main regulator during turn-on and turn-off.
In sequencing mode the POR of the Master drives the
enable (EN) of the Slave so that it turns on after the
Master and turns off before (or after) the Master. This
behavior is critical for power-up and power-down
control in multi-output power supplies. The MIC68200
is fully protected offering both thermal and current limit
protection and reverse current protection.
The MIC68200 has a junction temperature range of
–40°C to +125°C and is available in fixed as well as
an adjustable option. The MIC68200 is offered in the
®
tiny 10-pin 3mm x 3mm MLF package.
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Stable with 4.7µF ceramic capacitor
Input voltage range: 1.65V to 5.5V
0.5V reference
+1.0% initial output tolerance
2A maximum output current – peak start up
1A Continuous Operating Current
Tracking on turn-on and turn-off with pin
strapping
Timing Controlled Sequencing On/Off
Programmable Ramp Control for in-rush
current limiting and slew rate control of the
output voltage on Turn-On and Turn-Off
Power-on Reset (POR) supervisor with
programmable delay time
Single Master can control multiple Slave
regulators with tracking output voltages
Tiny 3mm x 3mm MLF
®
package
Maximum dropout (V
IN
– V
OUT
) of 400mV over
temperature at 1A output current
Fixed and Adjustable Output Voltages
Excellent line and load regulation specifications
Logic controlled shutdown
Thermal shutdown and current limit protection
Applications
•
•
•
•
•
FPGA/PLD Power Supply
Networking/Telecom Equipment
Microprocessor Core Voltage
High Efficiency Linear Post Regulator
Sequenced or Tracked Power Supply
Ramp Control is a trademark of Micrel, Inc.
MLF and
MicroLeadFrame
are trademarks of Amkor Technology, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 •
http://www.micrel.com
February 2011
M9999-022311-E
Micrel, Inc.
MIC68200
Typical Application
2x
47KΩ
4.7µF
μProcessor
I/O
V
IN
= 3.3V
EN
0.6nF
MIC68200-1.8YML
IN
EN
RC
DLY
U1
OUT
SNS
Master
GND
POR
10nF
MIC68200-1.5YML
IN
EN
RC
DLY
U2
Slave
GND
OUT
SNS
POR
4.7µF
CORE
0.7nF
1nF
/RESET
U1.EN
U1.RC
U1.DLY
U1.OUT
U2.EN= U1.POR
U2.RC
U1.T
DLY
U1.T
RC
U1.T
DLY
U1 Fully Shut Down
U2.T
RC
U2.DLY
U2.OUT
U2.POR
U2.T
DLY
U2.T
DLY
U2 Fully Shut Down
Sequenced Dual Power Supply for I/O and Core Voltage of µProcessor
February 2011
2
M9999-022311-E
Micrel, Inc.
MIC68200
47KΩ
V
IN
= 1.8V
EN
10nF
MIC68200-1.5YML
IN
EN
RC
DELAY
μProcessor
I/O
4.7µF
U1
Master
GND
OUT
POR
MIC68200-1.2YML
IN
EN
RC
DELAY
U2
Slave
GND
OUT
4.7µF
CORE
10nF
POR
/RESET
U1 Fully Shut Down
U1.EN=U2.EN
U1.RC
U1.DLY
U2.RC=U1.OUT
U2.DLY
U2.OUT
U1.POR=U2.POR
U1.T
RC
U2.T
DLY
U2.T
DLY
U2 Fully Shut Down
Tracking Dual Power Supply for I/O and Core Voltage of µProcessor
February 2011
3
M9999-022311-E
Micrel, Inc.
MIC68200
Block Diagram
Ordering Information
Part Number
MIC68200-1.2YML
MIC68200-1.5YML
MIC68200-1.8YML
MIC68200-2.5YML
MIC68200-3.3YML
MIC68200YML
Marking
Code
ZC12
ZC15
ZC18
ZC25
ZC33
ZAAA
Output
Current
2.0A
2.0A
2.0A
2.0A
2.0A
2.0A
Voltage*
1.2V
1.5V
1.8V
2.5V
3.3V
ADJ
Junction
Temp. Range
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
Package**
PB-Free 10-Pin 3x3 MLF
®
PB-Free 10-Pin 3x3 MLF
®
PB-Free 10-Pin 3x3 MLF
®
PB-Free 10-Pin 3x3 MLF
®
PB-Free 10-Pin 3x3 MLF
®
PB-Free 10-Pin 3x3 MLF
®
Notes
:
* For additional voltage options, contact Micrel Marketing.
** MLF is a GREEN RoHS compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free.
®
February 2011
4
M9999-022311-E
下载中心专版
