D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NCP5386, NCP5386A,
NCP5386B
1/2 Phase Controller for
CPU and Chipset
Applications
The NCP5386 is a one− or two−phase buck controller which
combines differential voltage and current sensing, and adaptive
voltage positioning to power both AMD and Intel processors and
chipsets. Dual−edge pulse−width modulation (PWM) combined with
inductor current sensing reduces system cost by providing the fastest
initial response to transient load events. Dual−edge multi−phase
modulation reduces total bulk and ceramic output capacitance
required to satisfy transient load−line regulation.
A high performance operational error amplifier is provided, which
allows easy compensation of the system. The proprietary method of
Dynamic Reference Injection makes the error amplifier
compensation virtually independent of the system response to VID
changes, eliminating tradeoffs between overshoot and dynamic VID
performance.
Features
http://onsemi.com
MARKING
DIAGRAMS
1
1
32
NCP5386x
AWLYYWWG
QFN32, 5 x 5*
MN SUFFIX
CASE 485AF
*Pin 33 is the thermal pad on the bottom of the device.
NCP5386 = Specific Device Code
x
= Blank, A or B
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb−Free Package
•
Meets Intel’s VR 10.0 and 11.0, and AMD Specifications
•
No load Intel VR Offset of
−19
mV (NCP5386), +20 mV
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
(NCP5386A), and 0 mV (NCP5386B)
Dual−Edge PWM for Fastest Initial Response to Transient Loading
High Performance Operational Error Amplifier
Supports both VR11 and Legacy Soft−Start Modes
Dynamic Reference Injection (Patent# 7057381)
DAC Range from 0.5 V to 1.6 V
"0.5%
System Voltage Accuracy from 1.0 V to 1.6 V
True Differential Remote Voltage Sensing Amplifier
Phase−to−Phase Current Balancing
“Lossless” Differential Inductor Current Sensing
Differential Current Sense Amplifiers for each Phase
Adaptive Voltage Positioning (AVP)
Frequency Range: 100 kHz – 1.0 MHz
OVP with Resettable, 8 Event Delayed Latch
Threshold Sensitive Enable Pin for V
TT
Sensing
Power Good Output with Internal Delays
Programmable Soft−Start Time
This is a Pb−Free Device*
ORDERING INFORMATION
Device
NCP5386MNR2G*
NCP5386AMNR2G*
NCP5386BMNR2G*
Package
QFN32
(Pb−Free)
QFN32
(Pb−Free)
QFN32
(Pb−Free)
Shipping
†
2500 /
Tape & Reel
2500 /
Tape & Reel
2500 /
Tape & Reel
*Temperature Range: 0°C to 85°C
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Applications
•
Desktop Processors and Chipsets
•
Server Processors and Chipsets
•
DDR
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques Reference
Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2013
July, 2013
−
Rev. 3
1
Publication Order Number:
NCP5386/D
NCP5386, NCP5386A, NCP5386B
32
31
30
29
28
27
26
12VMON
25
G2
NTC
VR_FAN
VID0
1
2
3
4
5
6
7
8
VR_RDY
V
CC
EN
VID1
VID2
VID3
VID4
VID5
VID6
VID7
DACMODE
G1
DRVON
CS2
24
23
22
21
20
19
18
17
NCP5386/A/B
1/2−Phase Buck Controller
(QFN32)
AGND Down−Bonded to
Exposed Flag
DIFFOUT
COMP
ROSC
ILIM
VS−
VS+
NC
CS2N
CS1
CS1N
VDRP
V
FB
9
SS
10
11
12
13
14
15
Figure 1. Pin Connections
(Top View)
http://onsemi.com
2
16
NCP5386, NCP5386A, NCP5386B
+5 V
VTT
680
W
PULLUPS
RVCC
+5 V
CVCC1
RNTC1
U1
VCC
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
VID_SEL
VR_EN
VR_RDY
VR_FAN
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
DACMODE
EN
VR_RDY
VR_FAN
VS−
VS+
RISO1
RISO2
CS2
CS2N
NCP3418
VCC
OD
RT2
BST
DRVH
SW
DRVL
IN
CFB1
RFB
VFB
RDRP
VDRP
CD1
RD1
COMP
ILIM
ROSC SS
DRVON
RFB1
DIFFOUT
CS2
PGND
RS2
G1
CS1
CS1N
G2
GND
12VMON
NTC
RT1
RNTC2
NCP3418B
VCC
OD
IN
BST
DRVH
SW
DRVL
PGND
RS1
C4
12 V_FILTER
12 V_FILTER
CS1
12 V_FILTER
12 V_FILTER
NCP5386/A/B
CF
RF
CH
RVFB
RLIM1
CSS
RLIM2
RT2 LOCATED NEAR OUTPUT INDUCTORS
VCCP
+
VSSP
CPU/MCH
GND
Figure 2. 2−Phase Application Schematic
http://onsemi.com
3
NCP5386, NCP5386A, NCP5386B
+5 V
VTT
680
W
PULLUPS
RVCC
+5 V
CVCC1
RNTC1
U1
VCC
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
VID_SEL
VR_EN
VR_RDY
VR_FAN
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
DACMODE
EN
VR_RDY
VR_FAN
VS−
VS+
RISO1
RISO2
CS2
CS2N
G1
CS1
CS1N
DGND
12VMON
NTC
RNTC2
NCP3418B
VCC
OD
IN
RT1
BST
DRVH
SW
DRVL
PGND
RS1
12 V_FILTER
12 V_FILTER
CS1
RT2
NCP5386/A/B
CFB1
RFB
RFB1
DIFFOUT
VFB
RDRP
VDRP
DRVON
CD1
RD1
COMP
CF
RF
ILIM
ROSC SS
CH
RVFB
RLIM1
CSS
RLIM2
RT2 LOCATED NEAR OUTPUT INDUCTORS
VCCP
+
VSSP
CPU/MCH
GND
Figure 3. 1−Phase Application Schematic
http://onsemi.com
4
stm32/stm8
