Crystal Connection or external frequency input. This pin has dual
functions. It can be connected to either an external crystal or an external
reference clock.
Ground Connection. Connect to system ground.
Spread range select. Digital logic input used to select frequency deviation
(Refer
to
Spread Deviation Selection
Table). This pin has an internal pull-
up resistor.
Spread spectrum clock output.
(Refer
to
Input Frequency and Modulation
Rate Table
and
Spread Deviation Selection
Table)
Non-modulated Reference clock output of the input frequency.
Power down control pin. Pull LOW to enable Power-Down mode. This pin
has an internal pull-up resistor.
Power Supply for the entire chip.
Crystal Connection. Input connection for an external crystal. If using an
external reference, this pin must be left unconnected.
Input Frequency and Modulation Rate
Part Number
P3P18S19B
Input Frequency Range
20MHz to 40MHz
Output Frequency range
20MHz to 40MHz
Modulation rate
Input Frequency / 512
Spread Deviation Selection
Part Number
P3P18S19B
SRS
0
1
Spread Deviation
-1.25% (DOWN)
-1.75% (DOWN)
Rev. 3 | Page 2 of 5 | www.onsemi.com
P3P18S19B
Absolute Maximum Ratings
Symbol
VDD, V
IN
T
STG
T
s
T
J
T
DV
Storage temperature
Max. Soldering Temperature (10 sec)
Junction Temperature
Static Discharge Voltage (As per JEDEC STD22- A114-B)
Parameter
Rating
-0.5 to +4.6
-65 to +125
260
150
2
Unit
V
°
C
°
C
°
C
KV
Voltage on any pin with respect to Ground
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
device reliability.
DC Electrical Characteristics
Symbol
V
IL
V
IH
I
IL
I
IH
I
XOL
I
XOH
V
OL
V
OH
I
CC
I
DD
VDD
t
ON
Z
OUT
Input Low voltage
Input High voltage
Input Low current (inputs PD#, SRS)
Input High current
X
OUT
Output low current @ 0.4V, VDD = 3.3V
X
OUT
Output high current @ 2.5V, VDD = 3.3V
Output Low voltage VDD = 3.3V, I
OL
= 20mA
Output High voltage VDD = 3.3V, I
OH
= 20mA
Dynamic supply current normal mode
3.3V and 25pF probe loading
Static supply current standby mode
Operating Voltage
Power up time (first locked clock cycle after power up)
Clock Output impedance
2.5
f
IN - min
4.5
3.3
0.18
50
7.1
f
IN - max
26.9
3
3
0.4
Parameter
Min
VSS - 0.3
2.0
-60.0
Typ
Max
0.8
VDD + 0.3
-20.0
1.0
Unit
V
V
µA
µA
mA
mA
V
V
mA
mA
V
mS
AC Electrical Characteristics
Symbol
f
IN
f
OUT
t
LH
*
t
HL
*
t
JC
t
D
Input Frequency
Output Frequency
Parameter
Min
20
20
Typ
Max
40
40
Unit
MHz
MHz
nS
nS
Output Rise time (Measured from 0.8V to 2.0V)
Output Fall time (Measured from 0.8V to 2.0V)
Jitter (Cycle to cycle)
Output Duty cycle
-200
45
0.66
0.65
200
50
55
pS
%
*t
LH
and t
HL
are measured into a capacitive load of 15pF
Rev. 3 | Page 3 of 5 | www.onsemi.com
P3P18S19B
Package Information
8-lead (150-mil) SOIC Package
Dimensions
Symbol
Min
A1
A
A2
B
C
D
E
e
H
L
θ
0°
0.004
0.053
0.049
0.012
0.007
Inches
Max
0.010
0.069
0.059
0.020
0.010
Millimeters
Min
Max
0.10
1.35
1.25
0.31
0.18
4.90 BSC
3.91 BSC
1.27 BSC
6.00 BSC
0.41
0°
1.27
8°
0.25
1.75
1.50
0.51
0.25
0.193 BSC
0.154 BSC
0.050 BSC
0.236 BSC
0.016
0.050
8°
Package length (Excluding end flash) D - 188 ~ 193 mils.
A “microdot” placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free
ON Semiconductor
and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising
out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC
was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe
and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable
copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
