P89LPC9251,P89LPC9251 pdf中文资料,P89LPC9251引脚图,P89LPC9251电路-Datasheet-电子工程世界

文档预览

P89LPC9201/9211/922A1/9241/

9251

8-bit microcontroller with accelerated two-clock 80C51 core

2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC

Rev. 2 — 1 December 2010

Product data sheet

1. General description

The P89LPC9201/9211/922A1/9241/9251 is a single-chip microcontroller, available in low

cost packages, based on a high performance processor architecture that executes

instructions in two to four clocks, six times the rate of standard 80C51 devices. Many

system-level functions have been incorporated into the device in order to reduce

component count, board space, and system cost.

2. Features and benefits

2.1 Principal features

2 kB/4 kB/8 kB byte-erasable flash code memory organized into 1 kB sectors and

64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data

storage.

256-byte RAM data memory.

4-input multiplexed 8-bit ADC/single DAC output (P89LPC9241/9251). Two analog

comparators with selectable inputs and reference source.

On-chip temperature sensor integrated with ADC module (P89LPC9241/9251).

Two 16-bit counter/timers (each may be configured to toggle a port output upon timer

overflow or to become a PWM output).

A 23-bit system timer that can also be used as real-time clock consisting of a 7-bit

prescaler and a programmable and readable 16-bit timer.

Enhanced UART with a fractional baud rate generator, break detect, framing error

detection, and automatic address detection; 400 kHz byte-wide I

C-bus

communication port.

2.4 V to 3.6 V V

operating range. I/O pins are 5 V tolerant (may be pulled up or

driven to 5.5 V).

Enhanced low voltage (brownout) detect allows a graceful system shutdown when

power fails.

20-pin TSSOP and DIP packages with 15 I/O pins minimum and up to 18 I/O pins

while using on-chip oscillator and reset options.

NXP Semiconductors

P89LPC9201/9211/922A1/9241/

8-bit microcontroller with 8-bit ADC

2.2 Additional features

A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns

for all instructions except multiply and divide when executing at 18 MHz. This is six

times the performance of the standard 80C51 running at the same clock frequency. A

lower clock frequency for the same performance results in power savings and reduced

EMI.

Serial flash In-Circuit Programming (ICP) allows simple production coding with

commercial EPROM programmers. Flash security bits prevent reading of sensitive

application programs.

Serial flash In-System Programming (ISP) allows coding while the device is mounted

in the end application.

In-Application Programming (IAP) of the flash code memory. This allows changing the

code in a running application.

Watchdog timer with separate on-chip oscillator, nominal 400 kHz, calibrated to

5 %,

requiring no external components. The watchdog prescaler is selectable from

eight values.

High-accuracy internal RC oscillator option, with clock doubler option, allows operation

without external oscillator components. The RC oscillator option is selectable and fine

tunable.

Clock switching on the fly among internal RC oscillator, watchdog oscillator, external

clock source provides optimal support of minimal power active mode with fast

switching to maximum performance.

Idle and two different power-down reduced power modes. Improved wake-up from

Power-down mode (a LOW interrupt input starts execution). Typical power-down

current is 1

μA

(total power-down with voltage comparators disabled).

Active-LOW reset. On-chip power-on reset allows operation without external reset

components. A software reset function is also available.

Configurable on-chip oscillator with frequency range options selected by user

programmed flash configuration bits. Oscillator options support frequencies from

20 kHz to the maximum operating frequency of 18 MHz.

Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator

allowing it to perform an oscillator fail detect function.

Programmable port output configuration options: quasi-bidirectional, open drain,

push-pull, input-only.

High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6,

P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is

specified for the entire chip.

Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of

the pins match or do not match a programmable pattern.

Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns

minimum ramp times.

Only power and ground connections are required to operate the

P89LPC9201/9211/922A1/9241/9251 when internal reset option is selected.

Four interrupt priority levels.

Eight keypad interrupt inputs, plus two additional external interrupt inputs.

Schmitt trigger port inputs.

Second data pointer.

Emulation support.

P89LPC92X1

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 1 December 2010

2 of 75

NXP Semiconductors

P89LPC9201/9211/922A1/9241/

8-bit microcontroller with 8-bit ADC

3. Ordering information

Table 1.

Ordering information

Package

Name

P89LPC9201FDH

P89LPC9211FDH

P89LPC922A1FDH

P89LPC922A1FN

P89LPC9241FDH

P89LPC9251FDH

TSSOP20

DIP20

TSSOP20

Description