D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
USE GAL DEVICES FOR NEW DESIGNS
FINAL
COM’L: H-7/10/15/20
IND: H-7/10/15/20
PALCE20RA10 Family
DISTINCTIVE CHARACTERISTICS
s
Low power at 100 mA I
CC
s
As fast as 7.5 ns maximum propagation delay
and 100 MHz f
MAX
(external)
s
Individually programmable asynchronous
clock, preset, reset, and enable
s
Registered or combinatorial outputs
s
Programmable polarity
s
Programmable replacement for high-speed
CMOS or TTL logic
Lattice Semiconductor
24-Pin Asynchronous EE CMOS Programmable Array Logic
s
TTL-level register preload for testability
s
Extensive third-party software and programmer
support through FusionPLD partners
s
24-pin PDIP and 28-pin PLCC packages save
space
s
7.5 ns, 10 ns, and 15 ns versions utilize split
leadframes for improved performance
GENERAL DESCRIPTION
The PALCE20RA10 is an advanced PAL device built
with low-power, high-speed, electrically-erasable
CMOS technology. The PALCE20RA10 offers asyn-
chronous clocking for each of the ten flip-flops in the de-
vice. The ten macrocells feature programmable clock,
preset, reset, and enable, and all can operate
asynchronously to other macrocells in the same device.
The PALCE20RA10 also has flip-flop bypass, allowing
any combination of registered and combinatorial
outputs.
The PALCE20RA10 utilizes the familiar sum-of-prod-
ucts (AND/OR) architecture that allows users to imple-
ment complex logic functions easily and efficiently.
Multiple levels of combinatorial logic can always be re-
duced to sum-of-products form, taking advantage of the
very wide input gates available in PAL devices.
The equations are programmed into the device through
floating-gate cells in the AND logic array that can be
erased electrically.
BLOCK DIAGRAM
Output
Enable
Dedicated
Inputs
Preload
10
I
9
– I
0
Programmable AND Array
40 x 80
4
3
4
3
4
3
4
3
4
3
4
3
4
3
4
3
4
3
4
3
Enable
Macro
Macro
Macro
Macro
Macro
Macro
Macro
Macro
Macro
Macro
Preload
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
I/O
8
I/O
9
15434H-1
Amendment
/0
2-184
Publication#
15434
Rev.
H
Issue Date:
February 1996
CONNECTION DIAGRAMS
Top View
SKINNYDIP
I
1
PLCC JEDEC
VCC
PL
I
0
NC
I/O
9
I/O
8
PL
I
0
I
1
I
2
I
3
I
4
I
5
I
6
I
7
I
8
I
9
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
I/O
9
I/O
8
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
I/O
2
I/O
1
I/O
0
OE
I
2
I
3
I
4
NC
I
5
I
6
I
7
5
6
7
8
9
10
11
12 13 14 15 16 17 18
I
8
I/O
0
GND
I/O
1
NC
OE
I
9
4
3
2
1 28 27 26
25
24
23
22
21
20
19
I/O
7
I/O
6
I/O
5
NC
I/O
4
I/O
3
I/O
2
15434H-2
15434H-3
Note:
Pin 1 is marked for orientation.
PIN DESIGNATIONS
GND
I
I/O
NC
OE
PL
V
CC
=
=
=
=
=
=
=
Ground
Input
Input/Output
No Connect
Output Enable
Preload
Supply Voltage
PALCE20RA10 Family
2-185
ORDERING INFORMATION
Commercial and Industrial Products
Programmable logic products for commercial and industrial applications are available with several ordering options. The
order number (Valid Combination) is formed by a combination of:
PAL CE 20 RA 10 H -7
J
I
FAMILY TYPE
PAL = Programmable Array Logic
TECHNOLOGY
CE = CMOS Electrically Erasable
NUMBER OF
ARRAY INPUTS
OUTPUT TYPE
RA = Registered Asynchronous
NUMBER OF OUTPUTS
POWER
H = Half Power (I
CC
= 100 mA)
SPEED
-7 = 7.5 ns t
PD
-10 = 10 ns t
PD
-15 = 15 ns t
PD
-20 = 20 ns t
PD
OPERATING CONDITIONS
C = Commercial (0
°
C to +75
°
C)
I = Industrial (–40
°
C to +85
°
C)
PACKAGE TYPE
P = 24-Pin 300 mil Plastic
SKINNYDIP (PD3024)
J = 28-Pin Plastic Leaded
Chip Carrier (PL 028)
Valid Combinations
PALCE20RA10H-7
PALCE20RA10H-10
PALCE20RA10H-15
PALCE20RA10H-20
JC, JI
PC, JC, PI, JI
Valid Combinations
Valid Combinations lists configurations planned
to be supported in volume for this device. Consult
your local sales office to confirm availability of
specific valid combinations and to check on newly
released combinations.
2-186
PALCE20RA10H-7/10/15/20 (Com’l, Ind)
Commercial and Industrial Products
PL
OE
S
0
AP
D Q
PL
P
AR
1
Output
0
15434H-5
Figure 1. PALCE20RA10 Macrocell
FUNCTIONAL DESCRIPTION
The PALCE20RA10 has ten dedicated input lines and
ten programmable I/O macrocells. The Registered
Asynchronous (RA) macrocell is shown in Figure 1.
PL
serves as global register preload and
OE
serves as
global output enable. Programmable output polarity is
available to provide user-programmable output polarity
for each individual macrocell.
The programmable functions in the PALCE20RA10 are
automatically configured from the user’s design specifi-
cation, which can be in a number of formats. The design
specification is processed by development software to
verify the design and create a programming file. This
file, once downloaded to a programmer, configures the
device according to the user’s desired function.
Programmable Clock
The clock input to each flip-flop comes from the pro-
grammable array, allowing any flip-flop to be clocked
independently if desired.
AP
D Q
AR
Registered/Active Low
Combinatorial/Active Low
Programmable Preset and Reset
In each macrocell, two product lines are dedicated to
asynchronous preset and asynchronous reset. If the
preset product line is HIGH, the Q output of the register
becomes a logic 1 and the output pin will be a logic 0. If
the reset product line is HIGH, the Q output of the regis-
ter becomes a logic 0 and the output pin will be logic 1.
The operation of the programmable preset and reset
overrides the clock.
AP
D Q
AR
Registered/Active High
Combinatorial/Active High
15434H-6
Combinatorial/Registered Outputs
If both the preset and reset product lines are HIGH, the
flip-flop is bypassed and the output becomes combina-
torial. Otherwise, the output is from the register. Each
output can be configured to be combinatorial or
registered.
Figure 2. Macrocell Configurations
PALCE20RA10 Family
2-187
微控制器 MCU
