2. Ripple and noise are measured at 20 MHz BW by “parallel cable” method with 1 μF ceramic and 10 μF electrolytic capacitors on the output.
cui.com
For more information, please visit the
product page.
CUI Inc
│
SERIES:
PDM2-S
│
DESCRIPTION:
DC-DC CONVERTER
date
10/12/2017
│
page
2 of 6
MODEL
(CONTINUED)
PDM2-S24-D5-S
1
PDM2-S24-D12-S
1
PDM2-S24-D15-S
1
Notes:
input
voltage
typ
(Vdc)
range
(Vdc)
output
voltage
(Vdc)
min
(mA)
output
current
max
(mA)
output
power
max
(W)
ripple
and noise
2
typ
(mVp-p)
efficiency
typ
(%)
24
24
24
21.6~26.4
21.6~26.4
21.6~26.4
±5
±12
±15
±20
±8
±7
±200
±83
±67
2
2
2
60
60
75
80
84
84
1. UL approved
2. Ripple and noise are measured at 20 MHz BW by “parallel cable” method with 1 μF ceramic and 10 μF electrolytic capacitors on the output.
PART NUMBER KEY
PDM2 - SXX -
XXX
-S
Base Number
Input Voltage
Output
S = single
D = dual
Output Voltage
Packaging Style
SIP
INPUT
parameter
operating input voltage
conditions/description
5 Vdc input models
12 Vdc input models
15 Vdc input models
24 Vdc input models
for maximum of 1 second
5 Vdc input models
12 Vdc input models
15 Vdc input models
24 Vdc input models
capacitance filter
min
4.5
10.8
13.5
21.6
-0.7
-0.7
-0.7
-0.7
typ
5
12
15
24
max
5.5
13.2
16.5
26.4
9
18
21
30
units
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
surge voltage
filter
OUTPUT
parameter
line regulation
conditions/description
for Vin change of ±1%
3.3 Vdc output models
all other models
measured from 10% load to full load
3.3 Vdc output models
5 Vdc output models
12 Vdc output models
15 Vdc output models
24 Vdc output models
see tolerance envelope curve
100% load, nominal input voltage
100% load
100
±0.03
kHz
%/°C
18
12
8
7
6
min
typ
max
±1.5
±1.2
units
%
%
%
%
%
%
%
load regulation
voltage accuracy
switching frequency
temperature coefficient
PROTECTIONS
parameter
short circuit protection
3
Notes:
3. The supply voltage must be discontinued at the end of the short circuit duration
conditions/description
min
typ
max
1
units
s
SAFETY AND COMPLIANCE
parameter
isolation voltage
isolation resistance
safety approvals
Notes:
4
conditions/description
input to output, for 1 minute at 1 mA max.
input to output at 500 Vdc
UL 60950-1
min
1,500
1,000
typ
max
units
Vdc
MΩ
4. See specific models noted on page 1
cui.com
For more information, please visit the
product page.
CUI Inc
│
SERIES:
PDM2-S
│
DESCRIPTION:
DC-DC CONVERTER
date
10/12/2017
│
page
3 of 6
SAFETY AND COMPLIANCE (CONTINUED)
parameter
conducted emissions
radiated emissions
ESD
MTBF
RoHS
conditions/description
min
typ
max
units
CISPR22/EN55022 class B (external circuit required, see Figure 1)
CISPR22/EN55022 class B (external circuit required, see Figure 1)
IEC/EN61000-4-2, class B, contact ± 8kV for single outputs
IEC/EN61000-4-2, class B, contact ± 6kV for dual outputs
as per MIL-HDBK-217F at 25°C
2011/65/EU
3,500,000
hours
ENVIRONMENTAL
parameter
operating temperature
storage temperature
storage humidity
temperature rise
non-condensing
at nominal input, full load, Ta = 25°C
25
conditions/description
see derating curve
min
-40
-55
typ
max
105
125
95
units
°C
°C
%
°C
SOLDERABILITY
parameter
hand soldering
wave soldering
conditions/description
1.5 mm from case for 10 seconds
see wave soldering profile
Peak Temp. 260°C Max.
250
Wave Soldering Time
4 Sec. Max.
min
typ
max
300
260
units
°C
°C
200
Temperature (°C)
10 Sec. Max.
150
100
50
0
Time (sec.)
MECHANICAL
parameter
dimensions
case material
weight
conditions/description
19.65 x 7.05 x 10.16 (0.774 x 0.278 x 0.400 inch)
plastic (UL94-V0)
2.4
g
min
typ
max
units
mm
MECHANICAL DRAWING
units: mm[inch]
tolerance: ±0.25[±0.010]
pin section tolerance: ±0.10[±0.004]
PIN CONNECTIONS
PIN
1
2
4
5
6
Single Output
Vin
GND
0V
No Pin
+Vo
Dual Output
Vin
GND
-Vo
0V
+Vo
Recommended PCB Layout
Top View
Note: Grid 2.54*2.54 mm
cui.com
For more information, please visit the
product page.
CUI Inc
│
SERIES:
PDM2-S
│
DESCRIPTION:
DC-DC CONVERTER
date
10/12/2017
│
page
4 of 6
DERATING CURVES
10
Tolerance Envelope Curve
(3.3 Vdc output only)
Output Voltage Accuracy (%)
Output Voltage Accuracy (%)
10
5
0
-5
-10
-15
Tolerance Envelope Curve
(all other models)
5
0
-5
-10
-15
Typ
ic
Max
al L
oad
Min
Typic
a
Lin
e
Rated Output Voltage
1.0
l Loa
d
Max
Line
Rated Output Voltage
-2.5
2.5
Min
-7.5
-7.5
-15
10
Output Current Percentage (%)
(Nominal Input Voltage)
20
40
60
80
100
10
20
40
60
80
100
Output Current Percentage (%)
(Nominal Input Voltage)
Temperature Derating Curve
100
80
60
40
20
Load (%)
Safe operating area
-40
-20
0
20
40
60
85
105
120
Ambient Temperature (°C)
EMC RECOMMENDED CIRCUIT
Figure 1
LDM
Vin
C1
GND
C2
Vin
+Vo
Cout
LOAD
Table 1
Recommended external circuit components
Vin
(Vdc)
5
12
15
24
Note:
DC/DC
GND
-Vo
(0V)
CY
C1, C2
4.7μF/50V
4.7μF/50V
4.7μF/50V
4.7μF/50V
CY
--
--
--
1nF/2kV
LDM
6.8μH
6.8μH
6.8μH
6.8μH
1. See Table 3 for Cout values.
TEST CONFIGURATION
Figure 2
Table 2
External components
Oscilloscope
Lin
Cin
Current
Probe
Lin
Cin
4.7μH
220μF, ESR < 1.0Ω
at 100 kHz
DC DC
Load
Note:
1. Input reflected-ripple current is measured with an inductor Lin and capacitor Cin to simulate source impedance.
cui.com
For more information, please visit the
product page.
CUI Inc
│
SERIES:
PDM2-S
│
DESCRIPTION:
DC-DC CONVERTER
date
10/12/2017
│
page
5 of 6
APPLICATION NOTES
1.
Output load requirement
To ensure this module can operate efficiently and reliably, the minimum output load may not be less than 10% of the full load during
operation. If the actual output power is low, connect a resistor at the output end in parallel to increase the load.
Overload Protection
Under normal operating conditions, the output circuit of this product has no protection against overload. The simplest method to add
this is to add a circuit breaker to the circuit.
Recommended circuit
If you want to further decrease the input/output ripple, you can increase the capacitance accordingly or choose capacitors with low
ESR(see Figure 3 & Table 3). However, the capacitance of the output filter capacitor must be appropriate. If the capacitance is too
high, a startup problem might arise. For every channel of the output, to ensure safe and reliable operation, the maximum capacitance
must be less than the maximum capacitive load (see Table 4).
Figure 3
2.
3.
Single Ou tpu t
Vin
GN D
Cin
Dual O utput
+Vo
Vin
GN D
Cin
DC DC
Cout
DC DC
Cout
Cout
+Vo
0V
-Vo
0V
Table 3
Table 4
Dual Vo
(Vdc)
±3.3
±5
±12
±15
±24
Cout
(µF)
4.7
4.7
1
0.47
0.47
Note:
Vin
(Vdc)
5
12
15
24
--
Cin
(µF)
4.7
2.2
2.2
1
--
Single Vo
(Vdc)
3.3
5
12
15
24
Cout
(µF)
10
10
2.2
1
1
Single Vout
(Vdc)
3.3
5
12
15
24
Max. Capacitive Load
(μF)
220
220
220
220
220
Dual Vout
(Vdc)
3.3
5
12
15
24
Max. Capacitive Load
1
(μF)
100
100
100
100
100
1. For each output.
Notes:
1.
2.
3.
4.
Operation under minimum load will not damage the converter; however, they may not meet all specifications listed.
Max. capacitive load tested at input voltage range and full load.
It is recommended to use either ceramic capacitors or electrolytic capacitors on the input and the output. Using tantalum capacitors may increase the risk of failure.
All specifications measured at: Ta=25°C, humidity<75%, nominal input voltage and rated output load, unless otherwise specified.
stm32/stm8
