21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
1
2109876543212109876543210987654321098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16820
Product Features
PI74ALVTC16820 is designed for low-voltage operation,
V
DD
= 1.65V to 3.6V
Supports Live Insertion
3.6V I/O Tolerant Inputs and Outputs
Bus Hold
High Drive, 32/64mA @ 3.3V
Uses patented noise reduction circuitry
Power-off high impedance inputs and outputs
Industrial operation: 40°C to +85°C
Packages available:
56-pin 240-mil wide plastic TSSOP (A)
56-pin 173-mil wide plastic TVSOP (K)
Product Description
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Pericom Semiconductors PI74ALVTC series of logic circuits are
produced using the Companys advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74ALVTC16820, a 10-bit flip-flop designed for 1.65V to 3.6V
V
CC
operation, offers edge-triggered D-type flip-flops. On the
positive transition of clock (CLK) input, the device provides true
data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a high-
impedance state in which outputs neither load nor drive the bus
lines significantly. This high-impedance state and increased drive
provide drive bus lines without interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in
the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor whose
minimum value is determined by the current sinking capability of
the driver.
To prevent floating inputs and to eliminate pullup/down resistors,
the family offers both I/O Tolerant, which allows it to operate in
mixed 1.65/3.6V systems, and Bus Hold, which retains the data
inputs last state.
Logic Block Diagram
1
OE
1
2
OE
28
2
C
1
1
D
CLK
56
55
1
Q
1
D
1
3
1
Q
2
TO 9 OTHER CHANNELS
1
P0.2
04/09/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16820
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Pin Description
Pin Name
Pin Name
OE
Ax
Yx
GND
Vcc
Description
O utput Enable Input (Active LO W)
Clock Input (Active HIGH)
3- State O utputs
Ground
Power
D e s cription
Truth Table
(1)
OE1
L
L
H
X
Note:
1. H
L
X
Z
CLK
D1
NC
GND
D2
NC
V
CC
D3
NC
D4
GND
NC
D5
NC
D6
NC
D7
GND
NC
D8
NC
V
CC
D9
NC
GND
D10
NC
NC
Inputs
OE2
L
L
X
H
High Signal Level
Low Signal Level
Irrelevant
High Impedance
A
L
H
X
X
Outputs
Y
L
H
Z
Z
Pin Configuration
1OE
1Q1
1Q2
GND
2Q1
2Q2
V
CC
3Q1
3Q2
4Q1
GND
4Q2
5Q1
5Q2
6Q1
6Q2
7Q1
GND
7Q2
8Q1
8Q2
V
CC
9Q1
9Q2
GND
10Q1
10Q2
2OE
1
56
2
55
3
54
4
53
5
52
6
51
7
50
8
49
9
48
10
47
11
46
12
56-Pin
45
13
A, K
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
25
32
26
31
27
30
28
29
=
=
=
=
2
P0.2
04/09/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16820
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Supply Voltage Range, V
DD .............................................................................................
0.5V to 4.6V
Input Voltage Range, V
I .....................................................................................................
0.5V to 4.6V
Output Voltage Range, V
O
(3-Stated) ............................................................ 0.5V to 4.6V
Output Voltage Range, V
O
(1)
(Active) ................................................. 0.5V to V
DD
+0.5V
DC Input Diode Current (I
IK
) V
I
< 0V ...................................................................... 50mA
DC Output Diode Current (I
OK
)
V
O
< 0V ................................................................................................................. 50mA
V
O
> V
DD ..........................................................................................................................................
±50mA
DC Output Source/Sink Current (I
OH
/I
OL
) ....................................................... 64/128mA
DC V
DD
or GND Current per Supply Pin (I
CC
or GND) .......................................... ±100mA
Storage Temperature Range, T
stg
................................................................ 65°C to150°C
Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Recommended Operating Conditions
(2)
M in.
V
DD
V
IH
V
IL
V
I
V
O
Supply voltage
High- level input voltage
Low- level input voltage
Input voltage
Output voltage
Output current in I
OH
/I
OL
Active State
Off State
V
DD
=
V
DD
=
V
DD
=
V
DD
=
3.0V to 3.6V
3.0V to 3.6V
2.3V to 2.7V
1.65V to 1.95V
0
Operating
Data Retention Only
V
DD
= 2.7V to 3.6V
V
DD
= 2.7V to 3.6V
0.3
0
0
1.65
1.2
2.0
0.8
3.6
V
DD
3.6
32/64
±24
±18
±6
10
85
mA
ns/V
C
V
M ax.
3.6
3.6
Units
D
t/
D
v
T
A
Input transistion rise or fall rate
(3)
Operating free- air temperature
-
40
Notes:
1. Absolute maximum of I
O
must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3 As measured between 0.8V and 2.0V, V
DD
= 3.0V.
3
P0.2
04/09/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16820
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Electrical Characteristics
(Over Recommended Operating Free-Air Temperature Range, unless otherwise noted; continued from previous page)
DC Characteristics (2.7V<V
DD
≤
3.6V)
Parame te r
V
IK
Input Clamp Diode
Conditions
I
IK
=
-
18mA
I
OH
=
-
100
m
A
I
OH
=
-
12mA
V
OH
HIGH Level Output Voltage
I
OH
=
-
18mA
I
OH
=
-
24mA
I
OH
=
-
32mA
I
OL
= 100
m
A
I
OL
= 12mA
V
OL
LOW Level Output Voltage
I
OL
= 18mA
I
OL
= 24mA
I
OL
= 32mA
I
OL
= 64mA
I
I
I
OZ
I
OFF
I
HOLD
Input Leakage Current
3- State Output Leakage
Power- OFF Leakage Current
Bus Hold Current
A or B Outputs
Quiescent Supply Current
Increase in I
DD
per input
V
I
= V
DD
, or GND
V
O
= 3.6V
V
I
or V
O
£
3.6V
V
I
= 0.8V
V
I
= 2.0V
V
I
= 0 to 3.6V
V
I
= V
DD
or GND
V
DD
£
(V
I
,V
O
)
£
3.6V
V
IH
= V
DD
0.6V,
Other inputs at V
DD
or Gnd
2.7 - 3.6
3.6
2.7
0
3.0
3.6
75
75
±500
50
±50
400
3.0
2.7 - 3.6
2.7
3.0
V
DD
3.0
2.7 - 3.6
2.7
V
DD
0.2
2.2
2.4
2.2
2.0
0.2
0.4
0.4
0.45
0.5
0.55
±5.0
±10
10
V
M in.
Typ.
M ax.
1.2
Units
m
A
I
DD
D
I
DD
4
P0.2
04/09/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16820
2.5V 10-Bit Flip-Flop with
Dual and 3-State Outputs
Electrical Characteristics
(Over Recommended Operating Free-Air Temperature Range, unless otherwise noted; continued from previous page)
DC Characteristics
(2.3V
≤
V
DD
≤
2.7V)
De s cription
V
IK
V
OH
Parame te rs
Input Clamp Diode
HIGH Level Output Voltage
Conditions
I
IK
= 18mA
I
OH
= 100
m
A
I
OH
= 12mA
I
OH
= 18mA
I
OL
= 100
m
A
V
OL
LOW Level Output Voltage
I
OL
= 12mA
I
OL
= 18mA
I
OL
= 24mA
I
I
I
OZ
I
OFF
I
HOLD
(1)
I
DD
DI
DD
V
DD
2.3
2.3 - 2.7
2.3
2.3 - 2.7
2.3
2.7
2.3
0
2.5
M in.
V
DD
0.2
1.8
1.7
Typ.
M ax.
1.2
Units
0.2
0.4
0.5
0.55
±5.0
±10
10
90
90
40
±40
400
V
Input Leakage Current
3- State Output Leakage
Power- OFF Leakage Current
Bus Hold Current
A or B Outputs
Quiescent Supply Current
Increase in I
DD
per input
V
I
= V
DD
or GND
V
O
= 3.6
V
3.6
m
A
V
I
or V
O
£
V
I
= 0.7V
V
I
= 1.7V
V
V
I
= V
DD
or GND
V
DD
£
(V
I
,V
O
)
£
3.6V
V
IH
= V
DD
0.6V,
Inputs at V
DD
or Gnd
2.3 - 2.7
m
A
DC Characteristics
(1.65V
≤
V
DD
≤
1.95V)
D e s cription
V
IK
V
OH
V
OL
I
I
I
OZ
I
OFF
I
HOLD(1)
I
DD
DI
DD
Parame te rs
Input Clamp Diode
HIGH Level O utput Voltage
LO W Level O utput Voltage
Input Leakage Current
3- State O utput Leakage
Power- O FF Leakage Current
Bus Hold Current
A or B O utputs
Q uiescent Supply Current
Increase in I
DD
per input
Conditions
I
IK
= 18mA
I
OH
= 100
m
A
I
OH
= 6mA
I
OL
= 100
m
A
I
OL
= 6mA
V
I
= V
DD
or GND
V
O
=
3.6
V
DD
1.65
1.65- 1.95
1.65
1.95
1.65
0
1.65
M in.
V
DD
0.2
1.4
Typ.
M ax.
1.2
Units
V
0.2
0.3
±5.0
±10
10
50
50
20
±20
400
m
V
3.6
V
I
= V
O
£
V
I
= 0.4
V
I
= 1.3
V
A
V
I
= V
DD
or GND
V
DD
£
(V
I
,V
O
)
£
3.6V
V
I
= V
DD
06V,
O ther inputs at V
DD
or Gnd
1.65- 1.95
Note:
1. Not Guaranteed
5
P0.2
04/09/02
