Product Features:
Common Features:
• PI74FCT16823T and PI74FCT162823T are high-speed, low
power devices with high current drive.
• V
CC
= 5V ±10%
• Hysteresis on all inputs
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide palstic SSOP (V)
PI74FCT16823T Features:
• High output drive: I
OH
= –32 mA; I
OL
= 64 mA
• Power off disable outputs permit “live insertion”
• Typical V
OLP
(Output Ground Bounce) < 1.0V
at V
CC
= 5V, T
A
= 25°C
PI74FCT162823T Features:
• Balanced output drivers: ±24 mA
• Reduced system switching noise
• Typical V
OLP
(Output Ground Bounce) < 0.6V
at V
CC
= 5V, T
A
= 25°C
PI74FCT162H823T Features:
• Bus Hold retains last active bus state during 3-state
• Eliminates the need for external pull-up resistors
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16823T/162823/162H823T
PI74FCT16823T
18-BIT REGISTERS
PI74FCT162823T
PI74FCT162H823T
Fast CMOS
18-Bit Registers
Product Description:
Pericom Semiconductor’s PI74FCT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16823T, PI74FCT162823T and PI74FCT162H823
are 18-bit wide registers with clock enable (xCLKEN) and clear
(xCLR) controls that make these devices especially suitable for
parity bus interfacing in high-performance systems. The devices
can be operated as two 9-bit registers or one 18-bit register using the
control inputs. Signal pins are arranged in a flow-through
organization for ease of layout and hysteresis is designed into all
inputs to improve noise margin.
The PI74FCT16823T output buffers are designed with a Power-
Off disable function allowing “live insertion” of boards when the
devices are used as backplane drives.
The PI74FCT162823T has ±24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H823T has “Bus Hold” which retains the input’s
last state whenever the input goes to high-impedance preventing
“floating” inputs and eliminating the need for pull-up/down resistors.
Logic Block Diagram
1
OE
1
CLR
1
CLK
1
CLKEN
2
OE
2
CLR
2
CLK
2
CLKEN
R
C
D
1
D
1
1
Q
1
R
C
D
2
D
1
2
Q
1
To 8 other channels
To 8 other channels
1
PS2040A 03/11/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16823T/162823/162H823T
18-BIT REGISTERS
Product Pin Configuration
1
CLR
1
OE
1
Q
1
Product Pin Description
56
55
54
53
52
51
50
49
48
47
46
1
CLK
1
CLKEN
1
D
1
1
2
3
4
5
6
7
8
9
10
11
Pin Name
xDx
xCLK
xCLKEN
xCLR
Description
Data Inputs
(1)
Clock Inputs
Clock Enable Inputs (Active LOW)
Asynchronous Clear Inputs (Active LOW)
GND
1
Q
2
1
Q
3
GND
1
D
2
1
D
3
V
CC
1
Q
4
1
Q
5
1
Q
6
V
CC
1
D
4
1
D
5
1
D
6
xOE
Output Enable Inputs (Active LOW)
xQx
3-State Outputs
Note:
1. For the PI74FCT162H823T, these pins have “Bus
Hold.” All other pins are standard, outputs, or I/Os.
GND
1
Q
7
1
Q
8
1
Q
9
2
Q
1
2
Q
2
2
Q
3
GND
1
D
7
1
D
8
1
D
9
2
D
1
2
D
2
2
D
3
GND
2
Q
4
2
Q
5
2
Q
6
V
CC
2
Q
7
2
Q
8
GND
2
Q
9
2
OE
2
CLR
12
56-PIN
45
V56
44
13
A56
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
25
32
26
31
27
30
28
29
PI74FCT16823 Truth Table
(1)
Inputs
Outputs
GND
2
D
4
2
D
5
2
D
6
V
CC
2
D
7
2
D
8
Function xOE
High-Z
H
Clear
L
Hold
L
Load
H
H
L
L
1.
xCLR xCLKEN xCLK
X
X
X
L
X
X
H
H
X
H
L
↑
H
L
↑
H
L
↑
H
L
↑
xDx
X
X
X
L
H
L
H
xQx
Z
L
Q
(2)
Z
Z
L
H
GND
2
D
9
2
CLKEN
2
CLK
2.
H = High Voltage Level
L = Low Voltage Level
X = Don’t Care
Z = High Impedance
NC = No Change
↑
= LOW-to-HIGH Transition
Output level before indicated steady-state
input conditions were established.
2
PS2040A 03/11/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16823T/162823/162H823T
18-BIT REGISTERS
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature .................................................................... –65°C to +150°C
Ambient Temperature with Power Applied .................................... –40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .............. –0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ........... –0.5V to +7.0V
DC Input Voltage ............................................................................ –0.5V to +7.0V
DC Output Current ..................................................................................... 120 mA
Power Dissipation ..........................................................................................1.0W
Note:
Stresses greater than those listed under
MAXIMUM RATINGS may cause permanent
damage to the device. This is a stress rating
only and functional operation of the device at
these or any other conditions above those
indicated in the operational sections of this
specification is not implied. Exposure to
absolute maximum rating conditions for
extended periods may affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= –40°C to +85°C, V
CC
= 5.0V ± 10%)
Parameters Description
V
IH
V
IL
I
IH
I
IH
I
IH
I
IH
I
IL
I
IL
I
IL
I
IL
I
BHH
I
BHL
I
OZH
(5)
I
OZL
(5)
V
IK
I
OS
I
O
V
H
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input HIGH Current
Input HIGH Current
Input HIGH Current
Input LOW Current
Input LOW Current
Input LOW Current
Input LOW Current
Bus Hold
Sustain Current
High-Impedance
Output Current
(3-S
TATE
O
UTPUTS
)
Clamp Diode Voltage
Short Circuit Current
Output Drive Current
Input Hysteresis
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
Standard Input, V
CC
= Max.
Standard I/O, V
CC
= Max.
Bus Hold Input
(4)
, V
CC
= Max.
Bus Hold I/O
(4)
, V
CC
= Max.
Standard Input, V
CC
= Min.
Standard I/O, V
CC
= Min.
Bus Hold Input
(4)
, V
CC
= Min.
Bus Hold I/O
(4)
, V
CC
= Min.
Bus Hold Input
(4)
, V
CC
= Min.
V
CC
= Max.
V
CC
= Max.
V
CC
= Min., I
IN
= –18 mA
V
CC
= Max.
(3)
, V
OUT
= GND
V
CC
= Max.
(3)
, V
OUT
= 2.5V
Min.
2.0
V
IN
= V
CC
V
IN
= V
CC
V
IN
= V
CC
V
IN
= V
CC
V
IN
= GND
V
IN
= GND
V
IN
= GND
V
IN
= GND
V
IN
= 2.0V
V
IN
= 0.8V
V
OUT
= 2.7V
V
OUT
= 0.5V
0.8
1
1
±100
±100
–1
–1
±100
±100
–50
+50
1
–1
–0.7
–140
100
–1.2
–200
–180
Typ
(2)
Max.
Units
V
V
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
V
mA
mA
mV
–80
–50
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.
3
PS2040A 03/11/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16823T/162823/162H823T
18-BIT REGISTERS
PI74FCT16823T Output Drive Characteristics
(Over the Operating Range)
Parameters Description
V
OH
Output HIGH Voltage
Test Conditions
(1)
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= –3.0 mA
I
OH
= –15.0 mA
I
OH
= –32.0 mA
I
OL
= 64 mA
Min.
2.5
2.4
2.0
—
Typ
(2)
3.5
3.5
3.0
0.2
—
Max.
Units
V
V
OL
I
OFF
Output LOW Voltage
Power Down Disable
V
CC
= Min., V
IN
= V
IH
or V
IL
V
CC
= 0V, V
IN
or V
OUT
≤
4.5V
0.55
±100
V
µA
PI74FCT162823T/162H823T Output Drive Characteristics
(Over the Operating Range)
Parameters Description
V
OH
V
OL
I
ODL
I
ODH
Output HIGH Voltage
Output LOW Voltage
Output LOW Current
Output HIGH Current
Test Conditions
(1)
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= –24.0 mA
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OL
= 24 mA
V
CC
= 5V, V
IN
= V
IH OR
V
IL
, V
OUT
= 1.5V
(3)
V
CC
= 5V, V
IN
= V
IH OR
V
IL
, V
OUT
= 1.5V
(3)
Min.
2.4
60
–60
Typ
(2)
3.3
0.3
115
–115
Max.
0.55
150
–150
Units
V
V
mA
mA
Capacitance
(T
A
= 25°C, f = 1 MHz)
Parameters
(4)
C
IN
C
OUT
Description
Input Capacitance
Output Capacitance
Test Conditions
V
IN
= 0V
V
OUT
= 0V
Typ
4.5
5.5
Max.
6
8
Units
pF
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
4
PS2040A 03/11/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16823T/162823/162H823T
18-BIT REGISTERS
Power Supply Characteristics
Parameters Description
I
CC
∆I
CC
I
CCD
Quiescent Power
Supply Current
Supply Current per
Input @ TTL HIGH
Supply Current per
Input per MHz
(4)
V
CC
= Max.
V
CC
= Max.
V
CC
= Max.,
Outputs Open
X
OE = xCLKEN = GND
One Input Toggling
50% Duty Cycle
V
CC
= Max.,
Outputs Open
f
CP
= 10 MH
Z
50% Duty Cycle
X
OE = xCLKEN = GND
f
I
= 5 MH
Z
One Bit Toggling
V
CC
= Max.,
Outputs Open
f
CP
= 10 MH
Z
50% Duty Cycle
X
OE = xCLKEN = GND
Eighteen Bits Toggling
f
I
= 2.5 MH
Z
50% Duty Cycle
Test Conditions
(1)
V
IN
= GND
or V
CC
V
IN
= 3.4V
(3)
V
IN
= V
CC
V
IN
= GND
Min.
Typ
(2)
0.1
0.5
75
Max.
500
1.5
120
Units
µA
mA
µA/
MHz
I
C
Total Power Supply
Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
0.8
2.7
mA
1.3
3.2
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
4.2
7.1
(5)
9.2
22.1
(5)
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. I
C
=I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
I
N
I
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V).
D
H
= Duty Cycle for TTL Inputs High.
N
T
= Number of TTL Inputs at D
H
.
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL).
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
I
= Input Frequency
N
I
= Number of Inputs at f .
All currents are in milliamps and all frequencies are in megahertz.
5
PS2040A 03/11/96
