PSD913G1V-C-70UI,PSD913G1V-C-70UI pdf中文资料,PSD913G1V-C-70UI引脚图,PSD913G1V-C-70UI电路-Datasheet-电子工程世界

文档预览

PSD913F2

PSD934F2 PSD954F2

Flash In-System Programmable (ISP) Peripherals

For 8-bit MCUs

PRELIMINARY DATA

FEATURES SUMMARY

Single Supply Voltage:

– 5 V±10% for PSD9xxF2

– 3.3 V±10% for PSD9xxF2-V

Figure 1. Packages

Up to 2Mbit of Primary Flash Memory (8 uniform

sectors)

256Kbit Secondary Flash Memory (4 uniform

sectors)

Up to 256Kbit SRAM

Over 2,000 Gates of PLD: DPLD

27 Reconfigurable I/O ports

Enhanced JTAG Serial Port

Programmable power management

High Endurance:

– 100,000 Erase/Write Cycles of Flash Memory

– 1,000 Erase/Write Cycles of PLD

PQFP52 (T)

PLCC52 (K)

January 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

1/3

PSD9XX Family

PSD913F2

PSD934F2

PSD954F2

Configurable Memory System on a Chip for 8-Bit Microcontrollers

Table of Contents

Introduction....................................................................................................................................................................1

In-System Programming (ISP) JTAG....................................................................................................................2

In-Application Programming (IAP) ........................................................................................................................2

Key Features .................................................................................................................................................................3

Block Diagram ...............................................................................................................................................................4

PSD9XX Family.............................................................................................................................................................5

Architectural Overview...................................................................................................................................................6

Memory .................................................................................................................................................................6

Page Register .......................................................................................................................................................6

PLDs .....................................................................................................................................................................6

I/O Ports................................................................................................................................................................7

Microcontroller Bus Interface ................................................................................................................................7

JTAG Port .............................................................................................................................................................7

In-System Programming .......................................................................................................................................8

Power Management Unit ......................................................................................................................................8

Development System ....................................................................................................................................................9

Pin Descriptions...........................................................................................................................................................10

Register Description and Address Offset ....................................................................................................................14

Functional Blocks ........................................................................................................................................................15

Memory Blocks ...................................................................................................................................................15

Main Flash and Secondary Flash Memory Description.................................................................................15

SRAM............................................................................................................................................................27

Memory Chip Selects ....................................................................................................................................27

Page Register ...............................................................................................................................................30

PLDs ...................................................................................................................................................................31

Decode PLD (DPLD).....................................................................................................................................33

General Purpose PLD (GPLD)......................................................................................................................33

Microcontroller Bus Interface ..............................................................................................................................35

Interface to a Multiplexed 8-bit Bus...............................................................................................................35

Interface to a Non-multiplexed 8-bit Bus .......................................................................................................35

Microcontroller Interface Examples...............................................................................................................37

I/O Ports..............................................................................................................................................................42

General Port Architecture..............................................................................................................................42

Port Operating Modes ...................................................................................................................................44

Port Configuration Registers (PCRs) ............................................................................................................47

Port Data Registers.......................................................................................................................................49

Ports A and B – Functionality and Structure .................................................................................................49

Port C – Functionality and Structure .............................................................................................................51

Port D – Functionality and Structure .............................................................................................................51

For additional information,

Call 800-832-6974

Fax: 510-657-8495

Web Site: http://www.psdst.com

E-mail: ask.psd@st.com

PSD9XX Family

PSD913F2

PSD934F2

PSD954F2

Configurable Memory System on a Chip for 8-Bit Microcontrollers

Table of Contents

Power Management............................................................................................................................................54

Automatic Power Down (APD) Unit and Power Down Mode ........................................................................54

Other Power Savings Options.......................................................................................................................58

Reset and Power On Requirement ...............................................................................................................59

Programming In-Circuit using the JTAG Interface ..............................................................................................60

Standard JTAG Signals.................................................................................................................................61

JTAG Extensions ..........................................................................................................................................61

Security and Flash Memories Protection ......................................................................................................61

Absolute Maximum Ratings.........................................................................................................................................62

Operating Range .........................................................................................................................................................62

Recommended Operating Conditions .........................................................................................................................62

AC/DC Parameters......................................................................................................................................................63

Example of Typical Power Calculation at Vcc = 5..0 V .......................................................................................64

Example of Typical Power Calculation at Vcc = 5..0 V in Turbo Off Mode .........................................................65

DC Characteristics (5 V ± 10% versions) ....................................................................................................................66

Microcontroller Interface – AC/DC Parameters (5 V ± 10% versions).........................................................................67

Read Timing .......................................................................................................................................................68

Write Timing........................................................................................................................................................69

PLD Combinatorial Timing ..................................................................................................................................69

Power Down Timing............................................................................................................................................70

Vstbyon Timing ...................................................................................................................................................70

Reset Pin Timing ................................................................................................................................................70

Flash Program, Write and Erase Times..............................................................................................................71

ISC Timing ..........................................................................................................................................................71

PSD9XXFV DC Characteristics (3.0 V to 3.6 V Versions) Advance Information.......................................................72

Microcontroller Interface – AC/DC Parameters (3 V versions) ....................................................................................73

Read Timing (3 V versions) ................................................................................................................................73

Write Timing (3 V versions) ................................................................................................................................74

PLD Combinatorial Timing (3 V versions)...........................................................................................................74

Power Down Timing (3 V Versions) ..................................................................................................................75

Vstbyon Timing (3 V Versions) .........................................................................................................................75

Reset Pin Timing (3 V Versions).......................................................................................................................75

Flash Program, Write and Erase Times (3 V Versions) ....................................................................................76

ISC Timing (3 V Versions) ................................................................................................................................76

For additional information,

Call 800-832-6974

Fax: 510-657-8495

Web Site: http://www.psdst.com

E-mail: ask.psd@st.com

PSD9XX Family

PSD913F2

PSD934F2

PSD954F2

Configurable Memory System on a Chip for 8-Bit Microcontrollers

Table of Contents

Timing Diagrams .........................................................................................................................................................77

Pin Capacitance ..........................................................................................................................................................81

AC Testing Input/Output Waveforms...........................................................................................................................81

AC Testing Load Circuit...............................................................................................................................................81

Programming ...............................................................................................................................................................81

Pin Assignments..........................................................................................................................................................82

Package Information....................................................................................................................................................84

Selector Guide.............................................................................................................................................................87

Part Number Construction ...........................................................................................................................................87

Ordering Information....................................................................................................................................................88

Document Revisions....................................................................................................................................................89

For additional information,

Call 800-832-6974

Fax: 510-657-8495

Web Site: http://www.psdst.com

E-mail: ask.psd@st.com

iii

PSD913F2, PSD934F2,

PSD954F2

Configurable Memory System

on a Chip for 8-Bit Microcontrollers

Preliminary Information

1.0

Introduction

The PSD9XX family of Programmable System Devices (for 8-bit microcontrollers) brings

In-System-Programmability (ISP) to Flash memory and programmable logic. The result is a

simple and flexible solution for embedded designs. PSD9XX devices combine many of the

peripheral functions found in MCU based applications:

•

Up to 2 Mbit of Flash memory

•

A secondary 256 Kbit Flash memory

•

Over 2,000 gates of Flash programmable logic

•

Up to 256 Kbit SRAM

•

Reconfigurable I/O ports

•

Programmable power management.