首页 > 器件类别 > 无源元件 > 振荡器

PX-721-EAT-SCBN-672M162712

LVCMOS Output Clock Oscillator

器件类别:无源元件    振荡器   

厂商名称:Vectron International, Inc.

厂商官网:http://www.vectron.com/

器件标准:  

下载文档
器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
Objectid
1262920676
Reach Compliance Code
compliant
其他特性
ENABLE/DISABLE FUNCTION; TR, 7 INCH
最长下降时间
1.2 ns
频率调整-机械
NO
频率稳定性
100%
JESD-609代码
e4
安装特点
SURFACE MOUNT
标称工作频率
672.162712 MHz
最高工作温度
70 °C
最低工作温度
振荡器类型
LVCMOS
输出负载
15 pF
物理尺寸
7.0mm x 5.0mm x 1.62mm
最长上升时间
1.2 ns
最大供电电压
3.63 V
最小供电电压
2.97 V
标称供电电压
3.3 V
表面贴装
YES
最大对称度
55/45 %
端子面层
Gold (Au) - with Nickel (Ni) barrier
文档预览
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Jitter < 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev2: 14 November 2012
PX-721 Single Frequency HPLL XO
Performance Specifications
Electrical Performance
Parameter
Voltage
1
Current
Test Conditions
3.3V Option
2.5V Option
LVCMOS
LVPECL
Symbol
Supply
V
DD
I
DD
T
OP
Min
2.97
2.25
-
-
-
-40
0.75 x V
DD
-
Typ
3.3
2.5
90
99
120
-
-
-
-
-
±20
Max
3.63
2.75
98
108
130
+85
-
0.5
1200
160
-
V
DD
-1.25
1.9
1.8
600
V
DD
0.1 x V
DD
350
1.2
55
-
1000
500
Units
V
LVDS
mA
°C
V
Operating Temperature
1, 3
Output Enable (OE)
V
IH
V
IL
Frequency
Nominal Frequency
1
Temperature Stability
1, 6
LVPECL Output
LVDS Output
LVCMOS Output
LVPECL/LVDS
LVCMOS
T
A
= -40 to +85°C
mid-level
swing (diff )
mid-level
swing (diff )
f
N
f
STAB
Outputs
V
O
V
OD
V
O
V
OD
V
OH
V
OL
10
10
-
V
DD
-1.42
1.1
1.4
300
0.9 x V
DD
-
-
-
45
65
MHz
ppm
V
V
PP
V
mV
PP
V
V
ps
ns
%
dBc
fs-rms
fs-rms
-
-
1.6
450
-
-
-
-
50
70
-
-
Rise/Fall Time (20/80%)
2,5
Symmetry
2,3
LVPECL/LVDS
LVCMOS with C
L
= 15 pF
LVPECL: V
DD
-1.3 V (diff )
LVDS: 1.6 V (diff )
LVCMOS: V
DD
/2
12 kHz to 20 MHz
12 kHz to 20 MHz
t
R/
t
f
SYM
Spurious Suppression
6
Jitter
6
(Performance Option N)
Jitter
6
(Performance Option A)
1]
2]
3]
4]
5]
6]
фJ
фJ
-
-
See Standard Frequencies and Ordering Information (Pg 8).
Parameters are tested with production test circuit (See Figure 2 for LVCMOS, Figure 3 for LVPECL and Figure 4 for LVDS).
Parameters are tested at ambient temperature with test limits guard-banded for specified operating temperature.
Measured as the maximum deviation from the best straight-line fit, per MIL-0-55310.
Parameters are described with waveform diagram below (Figure 5).
Not tested in production, guaranteed by design, verified at qualification.
Page 2 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev2: 14 November 2012
PX-721 Single Frequency HPLL XO
Test Circuits & Output Waveform
+3.3V
OE or NC
10nF
1nF
OE or NC
+3.3V
10nF
1nF
1
6
1
6
OE or NC
2
5
NC
39
10nF
Scope
OE or NC
2
5
10nF
Scope
3
4
3
4
200
200
10k
10k
10nF
10k
10nF
VMD
VMD
10nF
Figure 2 - LVCMOS Production Test Circuit
Figure 3 - LVPECL Production Test Circuit
+3.3V
OE or NC
10nF
1nF
t
R
10nF
Scope
t
F
1
6
OE or NC
2
5
80
%
3
4
10k
10k
10nF
Vs
20
%
On Time
10nF
VMD
Period
Figure 4 - LVDS Production Test Circuit
Figure 5 - Waveform Diagram
Absolute Maximum Ratings
Parameter
Power Supply
Input Current
Output Current
Output Enable
Storage Temperature
Soldering Temperature / Duration
Symbol
V
DD
I
IN
I
OUT
OE
T
STR
T
PEAK
/ t
P
Ratings
0 to 3.8
100
25
0 to V
DD
-55 to 125
260 / 40
Unit
V
mA
mA
V
°C
°C / sec
Page 3 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev2: 14 November 2012
PX-721 Single Frequency HPLL XO
LVPECL Application Diagrams
+3.3V
OE or NC
10nF
1nF
1
6
10nF
OE or NC
2
5
10nF
3
4
240
240
1
6
130
OE or NC
2
5
10nF
3
4
82
82
130
10nF
OE or NC
+3.3V
10nF
+3.3V
1nF
Figure 6 - Single Resistor Termination Scheme
Resistor values are typically 120 to 240 ohms for 3.3V operation and 82 to 120 ohms for 2.5V
operation.
Figure 7 - Pull Up Pull Down Termination
Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 240 ohms
There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 6,
and a pull-up/pull-down scheme as shown in Figure 7. An AC coupling capacitor is optional, depending on the application and the input logic requirements of
the next stage.
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-
terminated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
LVDS Application Diagrams
+3.3V
OE or NC
10nF
1nF
1
6
Receiver
100
3
4
+3.3V
OE or NC
10nF
1nF
1
6
10nF
100
3
4
Receiver
OE or NC
2
5
OE or NC
2
5
10nF
Figure 8 - LVDS to LVDS, internal 100Ω
Some LVDS structures have an internal 100 ohm resistor on the
input and do not need additional components.
Figure 9 - LVDS to LVDS, External 100Ω and AC block ing caps
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-
terminated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
Page 4 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev2: 14 November 2012
PX-721 Single Frequency HPLL XO
Typical Characteristics
Figure 10 - Typical Phase Noise/Jitter Performance - INTEGER Mode
Page 5 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev2: 14 November 2012
查看更多>
STC12C系列串口调试出错
用的单片机是STC12C5410AD,我设置的波特率是9600bps,可是到了串口调试助手却要求...
qixiangyujj 单片机
【行空板 Python编程学习主控板】Python开发环境体验-图形代码均可快速入手
前言 上一篇我们已经进行行空板的开箱体验,对这个精致的小家伙,已经迫不及待地想更深入一步的了...
qinyunti 嵌入式系统
完整德州仪器高性能模拟器在大学生创新设计中的应用
希望有人能用到~~~ 完整德州仪器高性能模拟器在大学生创新设计中的应用 先谢过了,,下下来看看 ...
wangdj1107 微控制器 MCU
【平头哥RVB2601创意应用开发】1.开箱与环境搭建
开箱没什么好说的,一个纸盒子,盒子两根micro的数据线,一个开发板,上电就一个语音播报,屏幕...
shileiwu0505 玄铁RISC-V活动专区
cygwin下挂接问题
执行环境是cgywin系统 创建文件映像: dd if=/dev/zero of=images/in...
wenyang1986 嵌入式系统
并口与IIC通信
我现在想用并口与一个产品进行通信,并烧写程序到其中的IC 此IC有I2C总线,想向个个大大们指点一下...
seaskywd 嵌入式系统
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消