SAM3-H256 development board
Users Manual
All boards produced by Olimex are ROHS compliant
Rev. Initial, April 2011
Copyright(c) 2011, OLIMEX Ltd, All rights reserved
Page 1
INTRODUCTION:
Atmel’s
ATSAM3S4BA-AU
is a member of a series of Flash microcontrol-
lers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It oper-
ates at a maximum speed of 64 MHz and features a 256 Kbyte Flash and a 48 Kbyte
SRAM, Full Speed USB Device port with embedded transceiver, an External Bus
Interface featuring a Static Memory Controller providing connection to SRAM,
PSRAM, NOR Flash and NAND Flash, 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, an
I2S, as well as 1 PWM timer, 6x general-purpose 16-bit timers, an RTC, an ADC, a
12-bit DAC and an analog comparator.
SAM3-H256 has connectors for JTAG and USB, extension headers for all
microcontroller's ports, reset button, power and status leds.
BOARD FEATURES:
•
•
•
•
•
•
•
•
•
•
•
•
Microcontroller:
ATSAM3S4BA-AU.
standard JTAG connector with ARM 2x10 pin layout for program-
ming/debugging with ARM-JTAG
status LED
on board voltage regulator 3.3V with up to 800mA current
power supply LED
power supply filtering capacitor
RESET circuit
RESET button
12.000 Mhz crystal on socket
extension headers for all microcontroller's ports
PCB: FR-4, 1.5 mm (0,062"), soldermask, silkscreen component print
Dimensions: 50.00 x 33.75 mm (1.97 x 1.33")
ELECTROSTATIC WARNING:
The
SAM3-H256
board is shipped in protective anti-static packaging. The board
must not be subject to high electrostatic potentials. General practice for working
with static sensitive devices should be applied when working with this board.
BOARD USE REQUIREMENTS:
Cables:
The cable you will need depends on the programmer/debugger you use. If
you use
ARM-JTAG-EW,
you will need USB A-B cable.
Hardware:
Programmer/Debugger
ARM-JTAG-EW
or other compatible
programming/debugging tool if you work with EW-ARM.
Page 2
You can use also
ARM-USB-OCD, ARM-USB-TINY, ARM-USB-OCD-H, ARM-
USB-TINY-H.
PROCESSOR FEATURES:
SAM3-H256
board use ARM-based microcontroller
ATSAM3S4BA-AU
from
Atmel Corporation with these features:
−
Core
−
−
−
−
−
ARM® Cortex®-M3 revision 2.0 running at 64 MHz
Memory Protection Unit (MPU)
Thumb®-2 instruction set
Pin-to-pin compatible with AT91SAM7S legacy products (48- and 64-pin
versions)
Memories
−
−
−
−
−
256 Kbytes embedded Flash, 128-bit wide access, memory accelerator,
single plane
48 Kbytes embedded SRAM
16 Kbytes ROM with embedded bootloader routines (UART, USB) and
IAP routines
8-bit Static Memory Controller (SMC): SRAM, PSRAM, NOR and
NAND Flash support
Memory Protection Unit (MPU)
−
System
−
−
−
Embedded voltage regulator for single supply operation
Power-on-Reset (POR), Brown-out Detector (BOD) and Watchdog for
safe operation
Quartz or ceramic resonator oscillators: 3 to 20 MHz main power with
Failure Detection and optional low power 32.768 kHz for RTC or
device clock
High precision 8/12 MHz factory trimmed internal RC oscillator with
4 MHz default frequency for device startup. In-application trimming
access for frequency adjustment
Slow Clock Internal RC oscillator as permanent low-power mode
device clock
Two PLLs up to 130 MHz for device clock and for USB
Temperature Sensor
Up to 22 peripheral DMA (PDC) channels
−
−
−
−
−
−
−
Low Power Modes
Sleep and Backup modes, down to 3 μA in Backup mode
Page 3
−
−
−
−
−
−
Ultra low power RTC
Peripherals
USB 2.0 Device: 12 Mbps, 2668 byte FIFO, up to 8 bidirectional
Endpoints. On-Chip Transceiver
2 USARTs with ISO7816, IrDA®, RS-485, SPI, Manchester and Modem
Mode
Two 2-wire UARTs
2 Two Wire Interface (I2C compatible), 1 SPI, 1 Serial Synchronous
Controller (I2S), 1 High Speed Multimedia Card Interface (SDIO/SD
Card/MMC)
3 Three-Channel 16-bit Timer/Counter with capture, waveform,
compare and PWM mode. Quadrature Decoder Logic and 2-bit Gray
Up/Down Counter for Stepper Motor
4-channel 16-bit PWM with Complementary Output, Fault Input, 12-
bit Dead Time Generator Counter for Motor Control
32-bit Real-time Timer and RTC with calendar and alarm features
10-channel ADC with differential input mode and programmable gain
stage
Two 12-bit DAC outputs
One Analog Comparator with flexible input selection, Selectable input
hysteresis
32-bit Cyclic Redundancy Check Calculation Unit (CRCCU)
−
−
−
−
−
−
−
−
I/O
−
47 I/O lines with external interrupt capability (edge or level
sensitivity), debouncing, glitch filtering and on-die Series Resistor
Termination
Three 32-bit Parallel Input/Output Controllers, Peripheral DMA
assisted Parallel Capture Mode
−
Page 4
BLOCK DIAGRAM:
Page 5
单片机
