SC16C650B
5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs
and infrared (IrDA) encoder/decoder
Rev. 03 — 10 December 2004
Product data
1. General description
The SC16C650B is a Universal Asynchronous Receiver and Transmitter (UART)
used for serial data communications. Its principal function is to convert parallel data
into serial data, and vice versa. The UART can handle serial data rates up to 3 Mbit/s.
The SC16C650B is pin compatible with the ST16C650A and it will power-up to be
functionally equivalent to the 16C450. Programming of control registers enables the
added features of the SC16C650B. Some of these added features are the 32-byte
receive and transmit FIFOs, automatic hardware or software flow control and infrared
encoding/decoding. The selectable auto-flow control feature significantly reduces
software overload and increases system efficiency while in FIFO mode by
automatically controlling serial data flow using RTS output and CTS input signals.
The SC16C650B also provides DMA mode data transfers through FIFO trigger levels
and the RXRDY and TXRDY signals. On-board status registers provide the user with
error indications, operational status, and modem interface control. System interrupts
may be tailored to meet user requirements. An internal loop-back capability allows
on-board diagnostics.
The SC16C650B operates at 5 V, 3.3 V and 2.5 V, and the industrial temperature
range, and is available in plastic DIP40, PLCC44, LQFP48, and HVQFN32 packages.
2. Features
s
s
s
s
s
s
s
s
s
s
s
Single channel
5 V, 3.3 V and 2.5 V operation
5 V tolerant inputs
Industrial temperature range (−40
°C
to +85
°C)
After reset, all registers are identical to the typical 16C450 register set
Capable of running with all existing generic 16C450 software
Pin compatibility with the industry-standard ST16C450/550, TL16C450/550,
PC16C450/550. Software compatible with ST16C650.
Up to 3 Mbit/s transmit/receive operation at 5 V, 2 Mbit/s at 3.3 V, and 1 Mbit/s at
2.5 V
32 byte transmit FIFO
32 byte receive FIFO with error flags
Programmable auto-RTS and auto-CTS
x
In auto-CTS mode, CTS controls transmitter
x
In auto-RTS mode, RxFIFO contents and threshold control RTS
Automatic software/hardware flow control
Programmable Xon/Xoff characters
s
s
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Software selectable Baud Rate Generator
Supports IrDA version 1.0 (up to 115.2 kbit/s)
Four selectable Receive and Transmit FIFO interrupt trigger levels
Standard modem interface or infrared IrDA encoder/decoder interface
Sleep mode
Standard asynchronous error and framing bits (Start, Stop, and Parity Overrun
Break)
Independent receiver clock input
Transmit, Receive, Line Status, and Data Set interrupts independently controlled
Fully programmable character formatting:
x
5, 6, 7, or 8-bit characters
x
Even, Odd, or No-Parity formats
x
1, 1
1
⁄
2
, or 2-stop bit
x
Baud generation (DC to 3 Mbit/s)
False start-bit detection
Complete status reporting capabilities
3-State output TTL drive capabilities for bi-directional data bus and control bus
Line Break generation and detection
Internal diagnostic capabilities:
x
Loop-back controls for communications link fault isolation
Prioritized interrupt system controls
Modem control functions (CTS, RTS, DSR, DTR, RI, DCD).
3. Ordering information
Table 1:
Ordering information
Industrial: V
CC
= 2.5 V, 3.3 V or 5 V
±
10%; T
amb
=
−
40
°
C to +85
°
C.
Type number
SC16C650BIA44
SC16C650BIB48
SC16C650BIBS
SC16C650BIN40
Package
Name
PLCC44
LQFP48
HVQFN32
DIP40
Description
plastic leaded chip carrier; 44 leads
plastic low profile quad flat package; 48 leads; body 7
×
7
×
1.4 mm
plastic thermal enhanced very thin quad flat package; no leads;
32 terminals; body 5
×
5
×
0.85 mm
plastic dual in-line package; 40 leads (600 mil)
Version
SOT187-2
SOT313-2
SOT617-1
SOT129-1
9397 750 14451
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 03 — 10 December 2004
2 of 51
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
4. Block diagram
SC16C650B
TRANSMIT
FIFO
REGISTERS
D0–D7
IOR, IOR
IOW, IOW
RESET
DATA BUS
AND
CONTROL LOGIC
FLOW
CONTROL
LOGIC
TRANSMIT
SHIFT
REGISTER
TX
IR
ENCODER
INTERCONNECT BUS LINES
AND
CONTROL SIGNALS
RECEIVE
FIFO
REGISTERS
RECEIVE
SHIFT
REGISTER
RX
A0–A2
CS0, CS1, CS2
AS
REGISTER
SELECT
LOGIC
FLOW
CONTROL
LOGIC
IR
DECODER
DDIS
DTR
RTS
OUT1, OUT2
MODEM
CONTROL
LOGIC
INTERRUPT
CONTROL
LOGIC
CLOCK AND
BAUD RATE
GENERATOR
INT
TXRDY
RXRDY
CTS
RI
DCD
DSR
002aaa602
XTAL1
RCLK
XTAL2
BAUDOUT
Fig 1. Block diagram.
9397 750 14451
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 03 — 10 December 2004
3 of 51
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
5. Pinning information
5.1 Pinning
42 DCD
44 VCC
41 DSR
40 CTS
1 n.c.
6 D4
5 D3
4 D2
3 D1
2 D0
D5
D6
D7
7
8
9
43 RI
39 RESET
38 OUT1
37 DTR
36 RTS
35 OUT2
RCLK 10
RX 11
n.c. 12
TX 13
CS0 14
CS1 15
CS2 16
BAUDOUT 17
SC16C650BIA44
34 n.c.
33 INT
32 RXRDY
31 A0
30 A1
29 A2
XTAL1 18
XTAL2 19
IOW 20
IOW 21
GND 22
n.c. 23
IOR 24
IOR 25
DDIS 26
TXRDY 27
AS 28
002aaa603
Fig 2. PLCC44 pin configuration.
9397 750 14451
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 03 — 10 December 2004
4 of 51
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
40 DCD
42 VCC
39 DSR
38 CTS
48 n.c.
n.c.
D5
D6
D7
RCLK
n.c.
RX
TX
CS0
1
2
3
4
5
6
37 n.c.
47 D4
46 D3
45 D2
44 D1
43 D0
41 RI
36 n.c.
35 RESET
34 OUT1
33 DTR
32 RTS
31 OUT2
SC16C650BIB48
7
8
9
30 INT
29 RXRDY
28 A0
27 A1
26 A2
25 n.c.
CS1 10
CS2 11
BAUDOUT 12
n.c. 13
XTAL1 14
XTAL2 15
IOW 16
IOW 17
GND 18
IOR 19
IOR 20
n.c. 21
DDIS 22
TXRDY 23
AS 24
002aaa604
Fig 3. LQFP48 pin configuration.
27 V
CC
26 DSR
32 D4
31 D3
30 D2
29 D1
D5
D6
D7
RCLK
RX
TX
CS
BAUDOUT
28 D0
terminal 1
index area
1
2
3
4
5
6
7
8
25 CTS
24 RESET
23 OUT
22 DTR
21 RTS
20 INT
19 RXRDY
18 A0
17 A1
A2 16
002aaa947
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
SC16C650BIBS
(top view)
XTAL2 10
IOW 11
n.c. 12
GND 13
IOR 14
Fig 4. HVQFN32 pin configuration (top view).
9397 750 14451
Product data
Rev. 03 — 10 December 2004
TXRDY 15
XTAL1
9
5 of 51
