首页 > 器件类别 > 无源元件 > 振荡器

SIT3542ACA2C3282SY622.080000T

LVDS Output Clock Oscillator, 622.08MHz Nom, QFN, 10 PIN

器件类别:无源元件    振荡器   

厂商名称:SiTime

器件标准:

下载文档
器件参数
参数名称
属性值
是否Rohs认证
符合
Objectid
145148573035
包装说明
LCC10,.12X.2,50/40
Reach Compliance Code
unknown
Country Of Origin
Malaysia, Taiwan, Thailand
YTEOL
6.88
其他特性
ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
最长下降时间
0.46 ns
频率调整-机械
NO
频率稳定性
50%
JESD-609代码
e4
安装特点
SURFACE MOUNT
端子数量
10
标称工作频率
622.08 MHz
最高工作温度
70 °C
最低工作温度
-20 °C
振荡器类型
LVDS
输出负载
100 OHM
封装等效代码
LCC10,.12X.2,50/40
物理尺寸
5.0mm x 3.2mm x 0.9mm
最长上升时间
0.46 ns
最大供电电压
3.08 V
最小供电电压
2.52 V
标称供电电压
2.8 V
表面贴装
YES
最大对称度
55/45 %
端子面层
Nickel/Palladium/Gold (Ni/Pd/Au)
文档预览
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
Features
Description
The
SiT3542
is a ruggedized, ultra-low jitter, user
programmable oscillator with a maximum acceleration
sensitivity of 0.1 ppb/g. SiT3542, designed for high reliability
applications, offers the system designer great flexibility and
functionality in the most demanding environments.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
0.1 ppb/g acceleration sensitivity for harsh environments
Programmable frequencies (factory or via I
2
C/SPI)
from 340.000001 MHz to 725 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Any-frequency mode where the clock output can be re-
programmed to any frequency between 340 MHz and
725 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
A user specifies the device’s default start-up frequency in
the ordering code. User programming of the device is
achieved via I
2
C or SPI. Up to 16 I
2
C addresses can be
specified by the user either as a factory programmable
option or via hardware pins, enabling the device to share
the I
2
C with other I
2
C devices.
The SiT3542 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance
Applications
Land Mobile Communications
Avionics
Airframe / Engine Management Control
Satellite Base Stations
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3542 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.00
July 24, 2020
www.sitime.com
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
Ordering Information
SiT3542 AC A1C133 1 GG622.080000T
Part Family
“SiT3542”
[2]
Revision Letter
“A” is the revision of Silicon
Frequency
Temperature Range
[1]
“I” : Industrial, -40 to 85°C
“C”: Extended Commercial, -20 to 70°C
Special Features
“A” for Low g-Sensitivity, 0.1ppb/g
340. 000001 to 725. 000000 MHz
DCXO Pull Range
“M”
:
“B”
:
“C”
:
“E”
:
“F”
:
“G”
:
“H”
:
“X”
:
“L”
:
“Y”
:
“S”
:
“Z”
:
“U”
:
± 25 ppm
± 50 ppm
± 80 ppm
±100 ppm
±125 ppm
±150 ppm
±200 ppm
±400 ppm
± 600 ppm
±800 ppm
±1200 ppm
±1600 ppm
±3200 ppm
Signaling Type
“1”: LVPECL
“2”: LVDS
“4”: HCSL
Package Size
“C”: 5. 0 x 3. 2 mm
Frequency Stability/Grade
“F”: ±10 ppm
“1”: ±20 ppm
“2”: ±25 ppm
“3”: ±50 ppm
Serial IF mode
“S”
: SPI mode
“0-G”
: I
2
C mode (See below)
I C Factory Programmable Addresses
2
“0-F” : I C Address factory programmed
Sets Bits 3: 0 of Device I
2
C address to
the Hex value of the ordering code .
2
When the I C address is factory
programmed using these codes ,
pin A0, A1 are NC
“G”: I
2
C address controlled by A0, A1 pins
I
2
C Address
1100000
1100010
1101000
1101010 (default)
2
Voltage Supply
“25” : 2. 5 V ±10%
“28” : 2.8 V ±10%
“30” : 3.0 V ±10%
“33” : 3. 3 V ±10%
OE Pin Control
“-”: OE under software Control.
Pin 1 and 2 are both NC.
“1”: Pin 1 OE, Pin 2 NC
“2”: Pin 1 NC, Pin 2 OE
Notes:
1. -40 to 105°C option available only for I
2
C operation.
2. Bulk is available for sampling only.
A1:A0
00
01
10
11
Rev 1.00
Page 2 of 49
www.sitime.com
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
Table of Contents
Description ................................................................................................................................................................................... 1
Features....................................................................................................................................................................................... 1
Applications ................................................................................................................................................................................. 1
Block Diagram ............................................................................................................................................................................. 1
Ordering Information .................................................................................................................................................................... 2
1 Electrical Characteristics ......................................................................................................................................................... 4
2 Device Configurations and Pin-outs ........................................................................................................................................ 9
3 Waveform Diagrams ............................................................................................................................................................. 11
4 Termination Diagrams ........................................................................................................................................................... 13
4.1. LVPECL .................................................................................................................................................................... 13
4.2. LVDS ........................................................................................................................................................................ 15
4.3. HCSL ........................................................................................................................................................................ 16
5 Test Circuit Diagrams ........................................................................................................................................................... 17
6 Architecture Overview ........................................................................................................................................................... 19
7 Functional Overview ............................................................................................................................................................. 19
7.1. User Programming Interface ..................................................................................................................................... 19
7.2. Start-up output frequency and signaling types .......................................................................................................... 19
7.3. In-system programmable options.............................................................................................................................. 19
8 In-system Programmable Functional Description.................................................................................................................. 20
8.1. Any-frequency function ............................................................................................................................................. 20
8.2. DCO Functional Description ..................................................................................................................................... 25
8.3. Pull Range, Absolute Pull Range .............................................................................................................................. 27
8.4. Software OE Functional Description ......................................................................................................................... 29
9 I
2
C/SPI Control Registers...................................................................................................................................................... 30
9.1. Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW) .................................................... 30
9.2. Register Address: 0x01. OE Control, DCO Frequency Control Most Significant Word (MSW) ................................. 31
9.3. Register Address: 0x02. DCO PULL RANGE CONTROL ........................................................................................ 32
9.4. Register Address: 0x03. Frac-N PLL Integer Value and Frac-N PLL Fraction MSW ................................................ 33
9.5. Register Address: 0x04. Frac-N PLL Fraction LSW.................................................................................................. 33
9.6. Register Address: 0x05. PostDiv, Driver Control ...................................................................................................... 34
9.7. Register Address: 0x06. mDriver, Driver Control ...................................................................................................... 35
10 I
2
C Operation ........................................................................................................................................................................ 36
10.1. I
2
C protocol ............................................................................................................................................................... 36
10.2. I
2
C Timing Specification ............................................................................................................................................ 39
10.3. I
2
C Device Address Modes ....................................................................................................................................... 40
11 SPI Operation ....................................................................................................................................................................... 41
Schematic Examples ................................................................................................................................................................. 44
Dimensions and Patterns ........................................................................................................................................................... 47
Additional Information ................................................................................................................................................................ 48
Revision History ......................................................................................................................................................................... 49
Rev 1.00
Page 3 of 49
www.sitime.com
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
1 Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with
standard output terminations shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Symbol
f
Min.
340.000001
340.000001
Typ.
Max.
725.000000
500.000000
Unit
MHz
MHz
Condition
LVDS and LVPECL output driver, factory or user
programmable, accurate to 6 decimal places
HCSL output driver, factory or user programmable, accurate to
6 decimal places
Inclusive of initial tolerance, operating temperature, rated
power supply voltage and load variations
Frequency Range
Frequency Stability
Frequency Stability
F_stab
-20
-20
-25
-50
First Year Aging
F_1y
±1
+20
+20
+25
+50
ppm
ppm
ppm
ppm
ppm
1
st
-year aging at 25°C
Temperature Range
Operating Temperature Range
T_use
-20
-40
-40
+70
+85
+105
°C
°C
°C
Extended Commercial
Industrial
Extended Industrial. Available only for I
2
C operation, not SPI.
Rugged Characteristics
Acceleration (g) sensitivity,
Gamma Vector
Supply Voltage
F_g
0.1
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
3.3
3.0
2.8
2.5
100
3.63
3.3
3.08
2.75
30%
V
V
V
V
ppb/g
Low sensitivity grade; total gamma over 3 axes; 15 Hz to
2 kHz; MIL-PRF-55310, computed per section 4.8.18.3.1
Input Characteristics – OE Pin
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
VIH
VIL
Z_in
70%
Vdd
Vdd
OE pin
OE pin
OE pin, logic high or logic low
Output Characteristics
Duty Cycle
DC
45
55
%
Startup and Output Enable/Disable Timing
Start-up Time
Output Enable/Disable Time –
Hardware control via OE pin
Output Enable/Disable Time –
Software control via I
2
C/SPI
T_start
T_oe_hw
3.0
9.1
ms
µs
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin reaches rated VIH and VIL to
the time clock pins reach 90% of swing and high-Z.
See
Figure 9
and
Figure 10
Measured from the time the last byte of command is
transmitted via I
2
C/SPI (reg1) to the time clock pins reach 90%
of swing and high-Z. See
Figure 30
and
Figure 31
T_oe_sw
11.8
µs
Rev 1.00
Page 4 of 49
www.sitime.com
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
Table 2. Electrical Characteristics – LVPECL Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Idd
I_OE
I_leak
I_driver
0.10
94
63
30
mA
mA
A
mA
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
Output Characteristics
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
VOH
VOL
V_Swing
Tr, Tf
Vdd - 1.1V
Vdd - 1.9V
1.2
1.6
225
Vdd - 0.7V
Vdd - 1.5V
2.0
290
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
RMS Period Jitter
[3]
Note:
3. Measured according to JESD65B
T_jitt
0.22
0.075
0.23
0.09
1
0.260
0.085
0.325
0.095
1.6
ps
ps
ps
ps
ps
f = 622.08 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 622.08, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 622.08 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 622.08, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 622.08 MHz, Vdd = 3.3V or 2.5V
V
V
V
ps
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
Table 3. Electrical Characteristics – LVDS Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Idd
I_OE
I_leak
0.15
89
67
mA
mA
A
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Output Characteristics
Differential Output Voltage
Delta VOD
Offset Voltage
Delta VOS
Rise/Fall Time
VOD
ΔVOD
VOS
ΔVOS
Tr, Tf
250
1.125
340
530
50
1.375
50
460
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
RMS Period Jitter
[4]
Note:
4. Measured according to JESD65B.
T_jitt
0.21
0.060
0.21
0.070
1
0.255
0.070
0.320
0.80
1.6
ps
ps
ps
ps
ps
f = 622.08 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 622.08 MHz, IEEE802.3-2005 10 GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 622.08 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 622.08 MHz, IEEE802.3-2005 10 GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 622.08 MHz, Vdd = 3.3V or 2.5V
mV
mV
V
mV
ps
f = 622.08 MHz. See
Figure 7
See
Figure 7
See
Figure 7
See
Figure 7
Measured with 2 pF capacitive loading to GND, 20% to 80%,
see
Figure 8
Rev 1.00
Page 5 of 49
www.sitime.com
查看更多>
LTC4291/92PSE控制器芯片组在同类中处领先地位
隔离式四端口以太网供电 PSE 控制器 通过了 IEEE 802.3bt 一致性测试 ...
EEWORLD社区 电源技术
想知道一下心电采集这个模块是什么意思
最新学校课程实验要求采集心电,想知道一下这个模块是什么意思,是和右腿驱动一样的道理吗 想知道...
tangjc2001 模拟电子
各位Beaglebone玩家,你们需要什么cape呢?
国内能买到的BBB cape实在少的可怜。在此调查一下大家想要什么cape呢? 附上官方cape...
wytalfred DSP 与 ARM 处理器
【设计工具】Xilinx SRAM 型FPGA抗辐射设计技术研究
针对XILINX SRAM型FPGA在空间应用中的可行性,分析了Xilinx SRAM型 FPGA...
GONGHCU FPGA/CPLD
各位大虾谁年轻的时候做过MSP430单片机音乐盒进来看下
求各位大虾指点,每天整点准时来看。 就是用蜂鸣器播放音乐,LED闪烁,再加上个数码管显示需要,加...
shyatupc 微控制器 MCU
电压的概念?请高人解释下
自认为电流的概念弄清楚了,电流就跟水流一样,单位时间内定向通过的电子越多电流就越大, 但是电压的概...
TonnySun 嵌入式系统
热门器件
热门资源推荐
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消