Features ....................................................................................................................................................................................... 1
Typical Phase Jitter (70 fs RMS) and Phase Noise Data ............................................................................................................. 2
Ordering Information .................................................................................................................................................................... 3
LVPECL and FlexSwing Termination .................................................................................................................................. 19
LVDS, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V ...................................... 20
HCSL, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V ...................................... 20
Low-power HCSL, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .................... 20
Dimensions and Patterns ― 2.0 x 1.6 mm x mm ....................................................................................................................... 21
Dimensions and Patterns ― 2.5 x 2.0 mm x mm ....................................................................................................................... 22
Dimensions and Patterns ― 3.2 x 2.5 mm x mm ....................................................................................................................... 23
Revision History ......................................................................................................................................................................... 24
Rev 0.54
Page 4 of 25
www.sitime.com
SiT9501
Ultra-low Jitter Differential XO for Standard Networking Frequencies
Electrical Characteristics
ADVANCED
All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating
voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal
supply voltage.
Table 3. Electrical Characteristics – Common to All Output Signaling Types
Parameter
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
MHz
Condition
Refer to frequencies listed in
Error! Not a valid result for table.
s
ection.
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variation of 15 pF
±
10%, and 10 years
aging at 25°C
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variation of 15 pF
±
10%, and first year aging
at 25°C
Ambient temperature of 25°C
Extended commercial, ambient temperature
Industrial, ambient temperature
Ambient temperature
Extended industrial, ambient temperature
Voltage-supply order code “YY”
Voltage-supply order code “XX”
Voltage-supply order code “18”.
Contact SiTime
for 1.5 V
Voltage-supply order code “25”
Voltage-supply order code “33”
Pins 1 and 2 for OE and SE, respectively
Pins 1 and 2 for OE and SE, respectively
Pins 1 and 2 for OE and SE, respectively
See
Figure 6
and
Figure 8
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin toggles to enable logic level to
the time clock pins reach 90% of swing. See
Figure 13
Measured from the time OE pin toggles to disable logic level to
the last clock edge. See
Figure 14
12 kHz to 20 MHz offset frequency integration bandwidth
强制类型转换 a = 0x0000; b = 0xaa55;(uint16) a = (uint8)(b); a = 0x55; a = 0x00; b = 0x10; a = (bit)(表达式)； 在C语言的库函数中，floor函数的语法如下： #include double floor( double arg ); 功能： 函数返回参数不大于arg的最大整数。例如, ...[详细]
FPGA/CPLD
