Multilayer Ceramic Capacitors
Features:
•
A wide selection of sizes is available (0402 to 1812)
•
High capacitance in given case size
•
Capacitor with lead-free termination (pure Tin)
Description
MLCC consists of a conducting material and electrodes. To manufacture a chip-type SMT and achieve miniaturization, high density
and high efficiency, ceramic condensers are used.
POE’s MLCC is made by NP0, X7R and Y5V dielectric material and which provides product with high electrical precision, stability and
reliability.
Applications
For
For
For
For
general digital circuit.
power supply bypass capacitors.
consumer electronics.
telecommunication.
External Dimensions
Size
Inches (mm)
0603 (1608)
L
(mm)
1.6 ±0.1
1.6
+0.15 /- 0.1
2 ±0.15
W
(mm)
0.8 ±0.1
0.8
+0.15 / -0.1
1.25 ±0.1
T (mm)/Symbol
0.8 ±0.07
0.8
+0.15 / -0.1
0.6 ±0.1
0805 (2012)
0.8 ±0.1
1.25 ±0.1
0.8 ±0.1
3.2 ±0.15
1206 (3216)
3.2 ±0.2
3.2 +0.3 / -0.1
# Reflow soldering only is recommended.
1.6 ±0.2
1.6 +0.3 / -0.1
1.6 ±0.15
0.95 ±0.1
1.15 ±0.15
1.25 ±0.1
1.6 ±0.2
1.6 +0.3 / -0.1
S
X
A
B
D
B
C
J
D
G
P
Dimensions : Inches (Millimetres)
Remark
MB
(mm)
0.4 ±0.15
0.5 ±0.2
#
0.6 ±0.2
#
General Electrical Data
Dielectric
Size
Capacitance range*
0.5 pF to 0.039
µF
Cap
≤
5 pF: B (±0.1 pF), C (±0.25 pF)
5 pF< Cap < 10 pF: C (±0.25 pF), D (±0.5 pF)
Cap
≥
10 pF: F (±1%), G (±2%), J (±5%), K
(±10%)
NPO
0603, 0805, 1206
100 pF to 1
µF
J (±5%), K (±10%), M
(±20%)
10 nF to 680 nF
X7R
Y5V
Capacitance tolerance**
M (±20%), Z (-20 / +80%)
www.element14.com
www.farnell.com
www.newark.com
Page <1>
14/01/12 V1.1
Multilayer Ceramic Capacitors
General Electrical Data
Dielectric
Rated voltage (WVDC)
Tan
δ*
Insulation resistance at Ur
Operating temperature
Capacitance characteristic
Termination
±30 ppm
Ni / Sn (lead-free termination)
NPO
16 V, 25 V, 50 V, 100 V
Cap < 30 pF: Q
≥
400+20C
Cap
≥
30 pF: Q
≥
1,000
-55°C to +125°C
±15%
X7R
Y5V
10 V, 16 V, 25 V, 50 V, 100 V
Note 1
≥
10
Ω
or R × C
≥
500
Ω
× F whichever is less
-25 to +85°C
+30 / -80%
* Measured at the condition of 30 to 70% related humidity
NP0 : Apply 1 ±0.2 Vrms, 1 MHz ±10% for Cap
≤
1,000 pF and 1 ±0.2 Vrms, 1 kHz ±10% for Cap>1,000 pF, 25°C at ambient
temperature
X7R : Apply 1 ±0.2 Vrms, 1 kHz ± 10%, at 25°C ambient temperature
Y5V : Apply 1 ±0.2 Vrms, 1 kHz ±10%, at 20°C ambient temperature
** Preconditioning for Class II MLCC: Perform a heat treatment at 150 ±10°C for 1 hour, then leave in ambient condition for 24 ±2
hours before measurement.
Note 1:
X7R
Rated vol.
≥
50 V
D.F.
≤
2.5%
≤
3%
≤
5%
25 V
≤
3.5%
≤
7%
10%
16 V
≤
3.5%
≤
5%
≤
10%
10 V
Y5V
Rated vol.
≥
50 V
25V
16 V (C < 1
µF)
16 V (C
≥
1
µF)
10 V
D.F.
≤
5.0%
≤
5.0%
≤
7.0%
≤
9.0%
≤
12.5%
7.0%
≤7%
≤
9%
≤
9%
≤
12.5%
Exception of D.F.
0603
≥
0.1
µF;
0805
≥
0.47
µF
0402
≥
0.047
µF;
0603
≥
0.1
µF;
0805
≥
0.33
µF;
1206
≥
1
µF
0402
≥
0.068
µF;
0603
≥
0.47
µF
0402
≥
0.068
µF;
0603
≥
0.68
µF
0805
≥
3.3
µF;
1206
≥
10
µF;
1210
≥
22
µF;
1812
≥
47µF
0402
≥
0.47
µF
≤
5.0%
≤
10%
Exception of D.F.
0603
≥
0.047
µF;
0805
≥
0.18
µF,
1206
≥
0.47
µF
0805
≥
1
µF;
1210
≥
10
µF
0603
≥
0.33
µF
0402
≥
0.1
µF;
0603
≥
0.68
µF
0402
≥
0.033
µF;
0603
≥
0.15
µF;
0805
≥
0.68
µF;
1206
≥
2.2
µF
1210
≥
22
µF;
0603
≥
0.68
µF
0603
≥
0.33
µF;
0805
≥
2.2
µF
www.element14.com
www.farnell.com
www.newark.com
Page <2>
14/01/12 V1.1
Multilayer Ceramic Capacitors
Capacitance Range (0603)
Dielectric
Size
Rated Voltage
(V dc)
22 pF (220)
100 pF (101)
220 pF (221)
1,000 pF (102)
0.1 µF (104)
220 pF (221)
470 pF (471)
0.010 µF (103)
16
(V)
S
S
S
S
-
S
S
-
25
(V)
S
S
S
S
-
S
S
-
50
(V)
S
S
S
S
-
S
S
-
16
(V)
-
S
S
S
S
S
S
-
NP0
X7R
0603
25
(V)
-
S
S
S
S
S
S
-
50
(V)
-
S
S
S
S
S
S
-
16
(V)
-
-
-
-
S
-
-
S
25
(V)
-
-
-
-
S
-
-
S
50
(V)
-
-
-
-
S
-
-
S
Y5V
1. The letter in cell is expressed the symbol of product thickness.
Capacitance Range (0805)
Dielectric
Size
Rated Voltage
(V dc)
1,000 pF (102)
2,200 pF (222)
0.22 µF (224)
0.33 µF (334)
0.47 µF (474)
100 pF
220 pF
470 pF
0.22 µF (224)
0.33 µF (334)
0.47 µF (474)
0.010 µF (103)
0.022 µF (223)
0.047 µF (473)
0.1 µF (104)
16
(V)
B
B
-
-
-
-
A
-
-
-
-
D
-
-
-
50
(V)
B
B
-
-
-
-
A
-
-
-
-
-
-
-
-
100
(V)
B
B
-
-
-
-
A
-
-
-
-
-
-
-
-
16
(V)
B
B
D
D
D
B
B
B
D
D
D
B
B
B
B
NP0
X7R
0805
50
(V)
B
B
D
D
D
B
B
B
D
D
D
B
B
B
B
100
(V)
B
B
-
-
-
B
B
B
-
-
-
B
B
D
D
16
(V)
-
-
-
-
-
-
-
-
-
B
B
A
A
-
-
50
(V)
-
-
-
-
-
-
-
-
-
B
B
A
A
-
-
100
(V)
-
-
-
-
-
-
-
-
-
-
-
B
B
-
-
Y5V
1. The letter in cell is expressed the symbol of product thickness.
www.element14.com
www.farnell.com
www.newark.com
Page <3>
14/01/12 V1.1
Multilayer Ceramic Capacitors
Capacitance Range (1206)
Dielectric
Size
Rated Voltage
(V dc)
0.33
µF
0.47
µF
10 nF
100 nF
25
(V)
-
-
-
-
50
(V)
-
-
-
-
NP0
X7R
1206
25
(V)
C
J
-
-
50
(V)
D
P
-
-
25
(V)
B
B
-
-
50
(V)
B
B
-
-
Y5V
1. The letter in cell is expressed the symbol of product thickness.
Recommended soldering conditions
The lead-free termination MLCCs are not only to be used on SMT against lead-free solder paste, but also suitable against lead-
containing solder paste. If the optimized solder joint is requested, increasing soldering time, temperature and concentration of N2
within oven are recommended.
Recommended IR reflow soldering profile for SMT process
with SnAgCu series solder paste.
www.element14.com
www.farnell.com
www.newark.com
Page <4>
14/01/12 V1.1
Multilayer Ceramic Capacitors
Recommended wave soldering profile for SMT process
with SnAgCu series solder.
Part Number Explanation:
U
0603
C
220
J
C
T
Rated Voltage
Rated Voltage
Size
Size
Dielectric
Capacitance
Tolerance
Termination
Packaging
Dielectric
Capacitance
Tolerance
Termination
Packaging
: Two significant digits followed by no. of zeros and R is in place of decimal point)
A = 100 V, B = 16 V, T = 25 V and U = 50 V
: 0603 inches (1608 mm), 0805 inches (2012 mm) and 1206 inches (3216 mm)
: C = NP0 (C0G), R = X7R and F = Y5V
: Two significant digits followed by number of zeros and R is in place of decimal point
eg: 102 = 10 x 10
2
= 1,000 pF
: B = ±0.1 pF, C = ±0.25 pF, D = ±0.5 pF, F = ±1%, G = +2% and J = +5%
: C = Cu / Ni / Sn
: T = 7 inches reeled
Disclaimer
This data sheet and its contents (the "Information") belong to the Premier Farnell Group (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes
in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied.
The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data
sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage
resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded.
This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.
www.element14.com
www.farnell.com
www.newark.com
Page <5>
14/01/12 V1.1
嵌入式系统
