首页 > 器件类别 > 无源元件 > 振荡器

VCC1-E2B-49M867

CMOS Output Clock Oscillator, 49.867MHz Nom

器件类别:无源元件    振荡器   

厂商名称:Microchip(微芯科技)

厂商官网:https://www.microchip.com

器件标准:

下载文档
器件参数
参数名称
属性值
是否Rohs认证
符合
Objectid
145206499559
包装说明
SMD, 4 PIN
Reach Compliance Code
compliant
Country Of Origin
Thailand
YTEOL
3
其他特性
ALTERNATE PACKAGE ALSO AVAILABLE
最长下降时间
5 ns
频率调整-机械
NO
频率稳定性
50%
JESD-609代码
e4
安装特点
SURFACE MOUNT
端子数量
4
标称工作频率
49.867 MHz
最高工作温度
70 °C
最低工作温度
-10 °C
振荡器类型
CMOS
输出负载
50 pF
封装主体材料
CERAMIC
封装等效代码
DILCC4,.2,200
物理尺寸
7.0mm x 5.0mm x 1.6mm
最长上升时间
5 ns
最大压摆率
30 mA
最大供电电压
5.5 V
最小供电电压
4.5 V
标称供电电压
5 V
表面贴装
YES
最大对称度
45/55 %
端子面层
GOLD OVER NICKEL
文档预览
VCC1
CMOS Crystal Oscillator
VCC1
Description
Vectron’s VCC1 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The VCC1 uses a fundamental or 3rd
overtone crystal resulting in very low jitter performance, and a monolithic IC which improves reliability and reduces cost.
Features
Applications
SONET/SDH/DWDM
Ethernet, GE, SynchE
Storage Area Networking
Fiber Channel
Digital Video
Broadband Access
Base Stations, Picocells
Driving A/D’s, D/A’s, FPGA’s
Test and Measurement
COTS
Ultra Low Jitter, Fundamental or 3rd OT Crystal Design
CMOS Output Crystal Oscillator
Output Frequencies from 1.024 MHz to 190.000 MHz
5.0, 3.3, 2.5 or 1.8 V Operation
Output Disable Feature
Excellent 20ppm temperature stability
-10/70°C , -40/85°C or -55/125°C operating temperature
Small Industry Standard Package, 7 x 5 mm
Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
V
DD
Output
Crystal
Oscillator
E/D
Page1
GND
Table 1. Electrical Performance, 5V Option
Parameter
Voltage
1
Max Voltage
Current
2
≤20.000MHz
20.001 to 50.000MHz
50.001 to 85.000MHz
85.001 to 125.000MHz
Current, Output Disabled
Performance Specifications
Symbol
V
DD
I
DD
10
30
50
60
30
Frequency
f
N
1.544
Outputs
125.000
±20, ±25, ±32, ±50, ±100
uA
MHz
ppm
Minimum
Supply
4.5
-0.7
Typical
5.0
Maximum
5.5
7
Units
V
V
mA
Nominal Frequency
3
Stability
4
, (Ordering Option)
Output Logic Levels
2
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 125.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,5
Period Jitter
6
RMS
Peak-Peak
RMS Jitter, 12k-20MHz
Output Enable/Disable
7
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
0.1*V
DD
16
16
15
8
5
2
V
V
mA
mA
pF
ns
I
Z
45
фJ
2.5
18
фJ
Enable/Disable
V
IH
V
IL
t
D
100
t
SU
T
OP
-10/70, -40/85, -55/125
4.0
0.5
50
±10
55
uA
%
ps
1
ps
0.8
100
10
V
V
ns
Kohm
ms
°C
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information.
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance.
The Output is Enabled if the Enable/Disable is left open.
Page2
Table 2. Electrical Performance, 3.3V Option
Parameter
Voltage
1
Maximum Voltage
Current
2
≤20.000
20.001 to 50.000
50.001 to 85.000
85.001 to 190.000
Current, Output Disabled
I
DD
Performance Specifications
Symbol
V
DD
Mininum
Supply
2.97
-0.5
Typical
3.3
Maximum
3.63
5
7
20
30
50
30
Units
V
V
mA
uA
MHz
ppm
Frequency
Nominal Frequency
3
Stability
4
, (Ordering Option)
Outputs
Output Logic Levels
2
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.001 to 190.000MHz
Output Leakage, Output Disabled
2,5
Duty Cycle
2,5
Period Jitter
6
RMS
Peak-Peak
RMS Jitter, 12k-20M
Output Enable/Disable
7
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
f
N
1.024
190.000
±20, ±25, ±32, ±50, ±100
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
0.1*V
DD
8
8
15
6
4
3
2
V
V
mA
mA
pF
ns
I
Z
45
фJ
2.5
18
фJ
Enable/Disable
V
IH
V
IL
t
D
100
t
SU
T
OP
-10/70, -40/85, -55/125
2.0
0.5
50
±10
55
uA
%
ps
1
ps
0.5
100
10
V
V
ns
Kohm
ms
°C
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information.
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance.
The Output is Enabled if the Enable/Disable is left open.
Page3
Performance Specifications
Table 3. Electrical Performance, 2.5V Option
Parameter
Voltage
1
Maximum Voltage
Current
2
≤20.000MHz
20.001 to 50.000MHz
50.001 to 110.000MHz
110.001 to 190.000MHz
Current, Output Disabled
Frequency
Nominal Frequency
3
Stability
4
,
(Ordering
Option)
Outputs
Output Logic Levels
2,3
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Output Logic High Drive
5
Output Logic Low Drive
5
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.001 to 190.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,6
Period Jitter
7
RMS
Peak-Peak
RMS Jitter, 12k-20MHz
Output Enable/Disable
8
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, (Ordering Option)
1]
2]
3]
4]
5]
6]
7]
8]
Symbol
V
DD
I
DD
Mininum
Supply
2.25
-0.5
Typical
2.5
Maximum
2.75
5
7
15
20
30
30
Units
V
V
mA
uA
MHz
ppm
f
N
1.544
190.000
±20, ±25, ±32, ±50, ±100
0.9*V
DD
0.1*V
DD
V
OH
V
OL
I
OH
I
OL
I
OUT
t
R
/t
F
10
6
3
2
±10
45
фJ
2.5
18
фJ
Enable/Disable
V
IH
V
IL
t
D
100
t
SU
T
OP
-10/70, -40/85, -55/125
10
1.75
0.5
100
0.5
1
50
55
4
4
8
8
15
V
V
mA
mA
mA
mA
pF
ns
uA
%
ps
ps
V
V
ns
Kohm
ms
°C
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information.
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Output Frequencies > 35MHz.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance.
The Output is Enabled if the Enable/Disable is left open.
Page4
Table 4. Electrical Performance, 1.8V Option
Parameter
Voltage
1
Maximum Voltage
Current
2
≤20.000MHz
20.001 to 70.000MHz
70.001 to 96.000MHz
96.001 to 125.000MHz
125.001 to 172.000MHz
Current, Output Disabled
I
DD
Performance Specifications
Symbol
V
DD
Mininum
Supply
1.71
-0.5
Typical
1.8
Maximum
1.89
3.6
5
15
20
25
30
30
Units
V
V
mA
uA
MHz
ppm
Frequency
Nominal Frequency
3
Stability
4
, (Ordering Option)
Outputs
Output Logic Levels
2,3
Output Logic High
Output Logic Low
Output Logic High Drive
Output Logic Low Drive
Output Logic High Drive
5
Output Logic Low Drive
5
Load
Output Rise /Fall Time
2
<20.000MHz
20.000 to 50.000MHz
50.001 to 90.000MHz
90.000 to 172.000MHz
Output Leakage, Output Disabled
Duty Cycle
2,6
Period Jitter
7
RMS
Peak-{eak
RMS Jitter, 12kHz-20MHz
Output Enable/Disable
8
Output Enable
Output Disable
Disable time
Enable Internal Pull-Up Resistor
Start-Up Time
Operating Temp, Ordering Option
1]
2]
3]
4]
5]
6]
7]
8]
f
N
1.544
172.000
±20, ±25, ±32, ±50, ±100
V
OH
V
OL
I
OH
I
OL
I
OH
I
OL
I
OUT
t
R
/t
F
0.9*V
DD
0.1*V
DD
2.8
2.8
8
8
15
4
4
3
2
V
V
mA
mA
pF
ns
I
Z
45
фJ
2.5
18
фJ
Enable/Disable
V
IH
V
IL
t
D
1
t
SU
T
OP
-10/70, -40/85, -55/125
1.26
0.5
50
±10
55
uA
%
ps
1
ps
0.5
100
10
V
V
ns
Mohm
ms
°C
The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.
Parameters are tested with the test circuit shown in Figure 1.
See Standard Frequencies and Ordering Information tables for more specific information.
Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and 10 years aging.
Output Frequencies > 35MHz.
Duty Cycle is measured as On Time/Period, see Fig 2.
Broadband Period Jitter measured using a LeCroy Wavemaster 8600A, 90K samples, see Application Note for Typical Phase Noise and Jitter Performance.
The Output is Enabled if the Enable/Disable is left open.
Page5
查看更多>
EEWORLD大学堂----信号与系统 东南大学 孟桥
...
老白菜 DSP 与 ARM 处理器
各位大婶们大家好,新人报道
不知道哪位大神有关于verilog的最常用的算法的总结,希望能给发一发,qq邮箱2837564585...
tebiesu FPGA/CPLD
快充、通宵充电对手机电池有损害吗?
不少用户都会选择在睡前给手机充电,一直持续到第二天早上。那么,通宵充电会不会损坏手机电池呢?事实...
qwqwqw2088 模拟与混合信号
电源PCB设计
本帖最后由 paulhyde 于 2014-9-15 04:17 编辑 电源PCB设计。 电...
peter2009 电子竞赛
ARM处理器系统初始化过程
本问节选自《嵌入式系统Linux内核开发实战指南(ARM平台)》一书 每次系统上电/复位启动...
hnzpzg ARM技术
MSP430微控制器的应用
上一次已经参与团购了MSP430 launchpad,对这个板子加触摸板十分的满意。 ...
monkhooder 微控制器 MCU
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消