型号
  • 型号
  • 关键词
首页 > 器件类别 > 无源元件 > 振荡器

VCC6-QAG-50M000000

LVPECL Output Clock Oscillator, 50MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC PACKAGE-6

器件类别：无源元件    振荡器   

厂商名称：Vectron International, Inc.

厂商官网：http://www.vectron.com/

器件标准：

下载文档
参数 预览
器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
Vectron International, Inc.
Reach Compliance Code
compliant
其他特性
ENABLE/DISABLE FUNCTION; OPTIONAL PACKAGE AVAILABLE; TAPE AND REEL
最长下降时间
0.6 ns
频率调整-机械
NO
频率稳定性
20%
JESD-609代码
e4
安装特点
SURFACE MOUNT
标称工作频率
50 MHz
最高工作温度
70 °C
最低工作温度
-10 °C
振荡器类型
LVPECL
输出负载
50 OHM
物理尺寸
7.0mm x 5.0mm x 1.6mm
最长上升时间
0.6 ns
最大供电电压
3.465 V
最小供电电压
3.135 V
标称供电电压
3.3 V
表面贴装
YES
最大对称度
55/45 %
端子面层
Gold (Au) - with Nickel (Ni) barrier
文档预览
VCC6
LVPECL, LVDS Crystal Oscillator Data Sheet
VCC6
Description
Vectron’s VCC6 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off either a 2.5 or 3.3 volt supply,
hermetically sealed 5x7 ceramic package.
Features
•
•
•
•
•
•
•
Ultra Low Jitter Performance, Fundamental or 3rd OT Crystal Design
Output Frequencies to 350.000MHz
0.3 ps typical RMS jitter, 12k-20MHz
Differential Output
Enable/Disable
-10/70°C, -40/85°C or -55/125°C Operation
Hermetically Sealed 5x7 Ceramic Package
•
•
•
•
•
•
•
•
•
•
Applications
Ethernet, GbE, Synchronous Ethernet
Fiber Channel
Enterprise Servers
Telecom
Clock source for A/D’s, D/A’s
Driving FPGA’s
Test and Measurement
PON
Medical
COTS
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
Complementary
Output
Output
V
DD
Crystal
Oscillator
E/D or NC
E/D or NC
Gnd
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page1
Performance Specifications
Table 1. Electrical Performance, LVPECL Option
Parameter
Voltage
1
Current (No Load)
Nominal Frequency
2
Stability
2,3
(Ordering Option)
Outputs
Output Logic Levels
4
, -10/70°C
Output Logic High
Output Logic Low
Output Logic Levels
4
, -40/85°C
Output Logic High
Output Logic Low
Output Rise and Fall Time
4
Load
Duty Cycle
5
Jitter (12 kHz - 20 MHz BW)155.52MHz
6
Period Jitter
7
RMS
P/P
Random Jitter
Deterministic Jitter
Output Enabled
8
Output Disabled
Disable Time
Enable/Disable Leakage Current
Enable Pull-Up Resistor
Output Enabled
Output Disabled
Start-Up Time
Operating Temp. (Ordering Option)
Package Size
t
SU
T
OP
-10/70 or -40/85
5.0 x 7.0 x 1.8 or 5.08x7.5x2.2
33
1
10
фJ
фJ
2.3
20
2.4
0
Enable/Disable
V
IH
V
IL
t
D
0.7*V
DD
0.3*V
DD
200
±200
V
V
ns
uA
KOhm
MOhm
ms
°C
mm
ps
ps
ps
ps
45
V
OH
V
OL
V
OH
V
OL
t
R
/t
F
50 ohms into V
DD
-1.3V
50
0.3
55
0.7
%
ps
V
DD
-1.025
V
DD
-1.810
V
DD
-1.085
V
DD
-1.830
V
DD
-0.880
V
DD
-1.620
V
DD
-0.880
V
DD
-1.555
600
V
V
V
V
ps
Symbol
V
DD
I
DD
Min
Supply
3.135
2.375
Frequency
Typical
3.3
2.5
50
Maximum
3.465
2.625
98
350.000
Units
V
V
mA
MHz
ppm
f
N
10
±20, ±25, ±50, ±100
1. The VCC6 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
2. See Standard Frequencies and Ordering Information for more information.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Figure 1 defines the test circuit and Figure 2 defines these parameters.
5. Duty Cycle is defined as the On/Time Period.
6. Measured using an Agilent E5052, 155.520MHz. Please see “Typical Phase Noise and Jitter Report for the VCC6 series”.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.
V
DD
-1.3V
t
R
t
F
1
NC
2
NC
3
6
5
4
50
50
V
OH
50%
V
OL
On Time
-1.3V
Period
Figure 1.
Figure 2.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page2
Performance Specifications
Table 2. Electrical Performance, LVDS Option
Parameter
Voltage
1
Current (No Load)
Nominal Frequency
2
Stability
2,3,
(Ordering Option)
Outputs
Output Logic Levels
4
Output Logic High
Output Logic Low
Differential Output Amplitude
Differential Output Error
Offset Voltage
Offset Voltage Error
Output Leakage Current
Output Rise and Fall Time
4
Load
Duty Cycle
5
Jitter (12 kHz - 20 MHz BW)155.52MHz
6
Period Jitter
7
RMS
P/P
Random Jitter
Deterministic Jitter
Output Enabled
8
Output Disabled
Disable Time
Enable/Disable Leakage Current
Enable Pull-Up Resistor
Output Enabled
Output Disabled
Start-Up Time
Operating Temp. (Ordering Option)
Package Size
t
SU
T
OP
-10/70 or -40/85
5.0 x 7.0 x 1.8 or 5.08x7.5x2.2
33
1
10
фJ
фJ
2.5
22
2.6
0
Enable/Disable
V
IH
V
IL
t
D
0.7*V
DD
0.3*V
DD
200
±200
V
V
ns
uA
KOhm
MOhm
ms
°C
mm
ps
ps
ps
ps
45
t
R
/t
F
100 ohms differential
50
0.3
55
0.7
%
ps
1.125
1.25
V
OH
V
OL
1.43
1.10
330
1.6
454
50
1.375
50
10
600
V
V
mV
mV
V
mV
uA
ps
Symbol
V
DD
I
DD
Min
Supply
3.135
2.375
Frequency
Typical
3.3
2.5
Maximum
3.465
2.625
60
Units
V
V
mA
MHz
ppm
f
N
10
±20, ±25, ±50, ±100
350.000
0.9
247
1. The VCC6 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
2. See Standard Frequencies and Ordering Information for more information.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Figure 2 defines these parameters and Figure 3 defines the test circuit.
5. Duty Cycle is defined as the On/Time Period.
6. Measured using an Agilent E5052, 155.520MHz. Please see “Typical Phase Noise and Jitter Report for the VCC6 series”.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.
50
50
Out
Out
0.01 uF
DC
6
1
5
2
4
3
Figure 3.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page3
Package and Pinout
Table 3. Pinout
Pin #
1
2
3
4
5
6
Symbol
E/D or NC
E/D or NC
GND
f
O
Cf
O
V
DD
Function
Enable Disable or No Connection
Enable Disable or No Connection
Electrical and Lid Ground
Output Frequency
Complementary Output Frequency
Supply Voltage
The Enable/Disable function is set at the factory on either pin
1 or pin 2 and is an ordering option. Outputs will be Enabled if
the Enable/Disable is left open.
6
7.0±0.15
5
Part Number
Frequency
Date Code
4
6
7.49±0.15
5
Part Number
Frequency
Date Code
4
5.0±0.15
5.08±0.15
1
2
1.397
3
1.6 max
1.27
1
2
1.397
3
2.16 max
1.27
1
6
2
Bottom View
5
3
3.57
4
Dimensions are in mm
1
6
2
Bottom View
5
3
3.57
4
2.54
5.08
5.08
2.54
Figure 4. Package A Outline Drawing
Figure 5. Optional Package Outline Drawing
The VCC6 can be supplied in one of two package options and
Figure 4 shows the primary package used. The pad layout and
dimensions are identical and a reel would include only 1 of the
two options.
1.78
1.96
3.66
2.54
5.08
Figure 6. Pad Layout
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page4
LVPECL Application Diagrams
140Ω
140Ω
Figure 9. Pull-Up Pull Down Termination
Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62
ohms and the resistor to supply is 240 ohms
Figure 7. Standard PECL Output Configuration Figure 8. Single Resistor Termination Scheme
Resistor values are typically 140 ohms for
3.3V operation.
Resistor values are typically 84 ohms for 2.5V
operation.
The VCC6 incorporates a standard PECL output scheme, which are un-terminated emitters as shown in Figure 7. There are numerous application notes on
terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 8, and a pull-up/pull-down scheme as
shown in Figure 9. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.
LVDS Application Diagrams
V
CC
LVDS
Driver
100
LVDS
Receiver
LVDS
Driver
100
Receiver
OUT+
OUT-
Figure 10 Standard LVDS
Output Configuration
Figure 11. LVDS to LVDS Connection, Internal 100ohm
Figure 12. LVDS to LVDS Connection
Some LVDS structures have an internal 100 ohm resistor on the
External 100ohm and AC blocking caps
input and do not need additional components.
Some input structures may not have an internal 100 ohm
resistor on the input and will need an external 100ohm
resistor for impedance matching. Also, the input may have
an internal DC bias which may not be compatible with
LVDS levels, AC blocking capacitors can be used.
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-termi-
nated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
Environmental and IR Compliance
Table 4. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Fine and
Gross Leak
Resistance to Solvents
Moisture Sensitivity Level
Contact Pads
Condition
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 1010
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-883 Method 2015
MSL1
Gold over Nickel
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page5
查看更多>
CAN Bus MCU的电梯控制器和监测应用设计
CAN Bus(Controller Area Network)，控制器区域网，起源于80年代，由...
Aguilera 微控制器 MCU
wince 简体转繁体 evc 或c#
请教高手如何实现wince5.0下简体转繁体 evc 或c#均可，只要能实现 wince 简体转繁体...
gjfzb WindowsCE
Altium Designer 17全套新手零基础入门PCB视频培训教程分享
Altium Designer 17全套新手零基础入门PCB视频培训教程分享这套视频教程相对比较简单...
zhengzy PCB设计
TMS320VC5509使用nof flash AM29LV400
. 硬件接口如下，其中nor flash的使用方法，写的时候和NAND FLASH是一样的，...
fish001 DSP 与 ARM 处理器
[转]在多通道应用中使用放大器禁用功能代替多路复用器
在多通道应用中使用放大器禁用功能代替多路复用器 多路复用器 (MUX)可将信...
dontium ADI参考电路
【瑞萨FPB_RA6E2】测评-学习笔记01（开发环境搭建和Debug调试）
## 1：安装和准备 ### 1.1：首先确保已安装所有实验工具 下载e2studio 2023+F...
qzc0927 瑞萨电子MCU
热门器件
热门资源推荐
A/D ban ka qu dong shi yong shuo ming 一个oa的功能介绍 Op Amps for Everyone Design 基于UC3842的开关电源短路或过载保护的研究 用英特尔引导块闪速存储器进行印刷板的多点布局的设计(以E28F004 Arduino Guide 24CXX的读写代码,适用于51单片机. 非线性参数化系统的鲁棒自适应控制器的设计和仿真 2002精选实用自控电路 专用集成电路设计实用教程 (虞希清编著)
印制电路板可制造性设计通用技术要求(适合CAD与CAM人员) 关于f5529 usb的点点滴滴 辞旧 HT1621B稳定性 电路求助 232 转485没有信号. 怎么办? MSP430_单片机矩阵键盘程序 stm32菜鸟级问题：TIMx输入时钟设置方面的 我做智能家居产品 挑战了一下 0.4mm pitch
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消