W9751G6IB
8M
×
4 BANKS
×
16 BIT DDR2 SDRAM
Table of Contents-
1.
2.
3.
4.
5.
6.
7.
7.1
7.2
GENERAL DESCRIPTION ...................................................................................................................4
FEATURES ...........................................................................................................................................4
KEY PARAMETERS .............................................................................................................................5
BALL CONFIGURATION ......................................................................................................................6
BALL DESCRIPTION............................................................................................................................7
BLOCK DIAGRAM ................................................................................................................................8
FUNCTIONAL DESCRIPTION..............................................................................................................9
Power-up and Initialization Sequence ...................................................................................................9
Mode Register and Extended Mode Registers Operation ...................................................................10
7.2.1
7.2.2
7.2.2.1
7.2.2.2
7.2.2.3
7.2.2.4
7.2.3
7.2.3.1
7.2.3.2
7.2.3.3
7.2.4
7.2.5
7.2.5.1
7.3
7.3.1
7.3.2
7.3.3
7.3.4
7.3.5
7.3.6
7.3.7
7.3.8
7.3.9
7.3.10
7.3.11
7.4
7.4.1
7.4.1.1
Mode Register Set Command (MRS)...............................................................................10
Extend Mode Register Set Commands (EMRS) ..............................................................11
Extend Mode Register Set Command (1), EMR (1)................................................11
DLL Enable/Disable................................................................................................12
Extend Mode Register Set Command (2), EMR (2)................................................13
Extend Mode Register Set Command (3), EMR (3)................................................14
Off-Chip Driver (OCD) Impedance Adjustment ................................................................15
Extended Mode Register for OCD Impedance Adjustment ....................................16
OCD Impedance Adjust ..........................................................................................16
Drive Mode .............................................................................................................17
On-Die Termination (ODT)...............................................................................................18
ODT related timings .........................................................................................................18
MRS command to ODT update delay.....................................................................18
Bank Activate Command..................................................................................................20
Read Command ...............................................................................................................20
Write Command ...............................................................................................................21
Burst Read with Auto-precharge Command.....................................................................21
Burst Write with Auto-precharge Command .....................................................................21
Precharge All Command ..................................................................................................21
Self Refresh Entry Command ..........................................................................................21
Self Refresh Exit Command .............................................................................................22
Refresh Command ...........................................................................................................22
No-Operation Command ..................................................................................................23
Device Deselect Command..............................................................................................23
Posted
CAS
....................................................................................................................23
Examples of posted
CAS
operation......................................................................23
Command Function.............................................................................................................................20
Read and Write access modes ...........................................................................................................23
-1-
Publication Release Date: Oct. 23, 2009
Revision A06
W9751G6IB
7.4.2
7.4.3
7.4.4
7.4.5
7.5
7.6
Burst mode operation.......................................................................................................24
Burst read mode operation...............................................................................................25
Burst write mode operation ..............................................................................................25
Write data mask ...............................................................................................................26
Burst Interrupt .....................................................................................................................................26
Precharge operation............................................................................................................................27
7.6.1
7.6.2
Burst read operation followed by precharge.....................................................................27
Burst write operation followed by precharge ....................................................................27
Burst read with Auto-precharge........................................................................................28
Burst write with Auto-precharge .......................................................................................28
7.7
Auto-precharge operation ...................................................................................................................27
7.7.1
7.7.2
7.8
7.9
Refresh Operation...............................................................................................................................29
Power Down Mode..............................................................................................................................29
7.9.1
7.9.2
Power Down Entry ...........................................................................................................30
Power Down Exit..............................................................................................................30
7.10
8.
8.1
8.2
8.3
8.4
8.5
9.
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
9.10
9.11
Input clock frequency change during precharge power down .............................................................30
OPERATION MODE ...........................................................................................................................31
Command Truth Table ........................................................................................................................31
Clock Enable (CKE) Truth Table for Synchronous Transitions............................................................32
Data Mask (DM) Truth Table...............................................................................................................32
Function Truth Table ...........................................................................................................................33
Simplified Stated Diagram...................................................................................................................36
ELECTRICAL CHARACTERISTICS ...................................................................................................37
Absolute Maximum Ratings.................................................................................................................37
Operating Temperature Condition.......................................................................................................37
Recommended DC Operating Conditions ...........................................................................................37
ODT DC Electrical Characteristics ......................................................................................................38
Input DC Logic Level...........................................................................................................................38
Input AC Logic Level ...........................................................................................................................38
Capacitance ........................................................................................................................................39
Leakage and Output Buffer Characteristics ........................................................................................39
DC Characteristics ..............................................................................................................................40
9.9.1
DC Characteristics for 25F/-25/-3 speed grades ..............................................................40
IDD Measurement Test Parameters....................................................................................................42
AC Characteristics ..............................................................................................................................43
9.11.1
9.11.2
AC Characteristics and Operating Condition for 25F speed grade ..................................43
AC Characteristics and Operating Condition for -25/-3 speed grade ...............................45
9.12
9.13
9.14
AC Input Test Conditions ....................................................................................................................65
Differential Input/Output AC Logic Levels ...........................................................................................65
AC Overshoot / Undershoot Specification ...........................................................................................66
9.14.1
9.14.2
AC Overshoot / Undershoot Specification for Address and Control Pins: ........................66
AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask pins:..........66
10.
TIMING WAVEFORMS .......................................................................................................................67
-2-
Publication Release Date: Oct. 23, 2009
Revision A06
W9751G6IB
10.1
10.2
10.3
10.4
10.5
10.6
10.7
10.8
10.9
10.10
10.11
10.12
10.13
10.14
10.15
10.16
10.17
10.18
10.19
10.20
10.21
10.22
10.23
Command Input Timing.......................................................................................................................67
Timing of the CLK Signals...................................................................................................................67
ODT Timing for Active/Standby Mode.................................................................................................68
ODT Timing for Power Down Mode ....................................................................................................68
ODT Timing mode switch at entering power down mode ....................................................................69
ODT Timing mode switch at exiting power down mode ......................................................................70
Data output (read) timing ....................................................................................................................71
Burst read operation: RL=5 (AL=2, CL=3, BL=4) ................................................................................71
Data input (write) timing ......................................................................................................................72
Burst write operation: RL=5 (AL=2, CL=3, WL=4, BL=4)...........................................................72
Seamless burst read operation: RL = 5 ( AL = 2, and CL = 3, BL = 4) ......................................73
Seamless burst write operation: RL = 5 ( WL = 4, BL = 4).........................................................73
Burst read interrupt timing: RL =3 (CL=3, AL=0, BL=8) .............................................................74
Burst write interrupt timing: RL=3 (CL=3, AL=0, WL=2, BL=8) ..................................................74
Write operation with Data Mask: WL=3, AL=0, BL=4) ...............................................................75
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=4, tRTP≦2clks) .............76
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=8, tRTP≦2clks) .............76
Burst read operation followed by precharge: RL=5 (AL=2, CL=3, BL=4, tRTP≦2clks) .............77
Burst read operation followed by precharge: RL=6 (AL=2, CL=4, BL=4, tRTP≦2clks) .............77
Burst read operation followed by precharge: RL=4 (AL=0, CL=4, BL=8, tRTP>2clks) ..............78
Burst write operation followed by precharge: WL = (RL-1) = 3 ..................................................78
Burst write operation followed by precharge: WL = (RL-1) = 4 ..................................................79
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=8, tRTP≦2clks)................79
10.24
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=4, tRTP>2clks) .................80
10.25
Burst read with Auto-precharge followed by an activation to the same bank (tRC Limit): RL=5
(AL=2, CL=3, internal tRCD=3, BL=4, tRTP≦2clks) .......................................................................................80
10.26
Burst read with Auto-precharge followed by an activation to the same bank (tRP Limit): RL=5
(AL=2, CL=3, internal tRCD=3, BL=4, tRTP≦2clks) .......................................................................................81
10.27
10.28
10.29
10.30
10.31
10.32
11.
12.
Burst write with Auto-precharge (tRC Limit): WL=2, WR=2, BL=4, tRP=3.................................81
Burst write with Auto-precharge (WR + tRP Limit): WL=4, WR=2, BL=4, tRP=3 .......................82
Self Refresh Timing ...................................................................................................................82
Active Power Down Mode Entry and Exit Timing.......................................................................83
Precharged Power Down Mode Entry and Exit Timing ..............................................................83
Clock frequency change in precharge Power Down mode ........................................................84
PACKAGE SPECIFICATION ..............................................................................................................85
Package Outline WBGA-84 (10x12.5 mm
2
).....................................................................................................85
REVISION HISTORY ..........................................................................................................................86
-3-
Publication Release Date: Oct. 23, 2009
Revision A06
W9751G6IB
1. GENERAL DESCRIPTION
The W9751G6IB is a 512M bits DDR2 SDRAM, organized as 8,388,608 words
×
4 banks
×
16 bits.
This device achieves high speed transfer rates up to 800Mb/sec/pin (DDR2-800) for general
applications. W9751G6IB is sorted into the following speed grades: 25F, -25 and -3. The 25F is
compliant to the DDR2-800 (5-5-5) specification. The -25 is compliant to the DDR2-800 (6-6-6)
specification. The -3 is compliant to the DDR2-667 (5-5-5) specification.
All of the control and address inputs are synchronized with a pair of externally supplied differential
clocks. Inputs are latched at the cross point of differential clocks (CLK rising and
CLK
falling). All
I/Os are synchronized with a single-ended DQS or differential DQS-
DQS
pair in a source
synchronous fashion.
2. FEATURES
Power Supply: V
DD
, V
DDQ
= 1.8 V
±
0.1 V
Double Data Rate architecture: two data transfers per clock cycle
CAS Latency: 3, 4, 5 and 6
Burst Length: 4 and 8
Bi-directional, differential data strobes (DQS and
DQS
) are transmitted / received with data
Edge-aligned with Read data and center-aligned with Write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CLK and
CLK
)
Data masks (DM) for write data.
Commands entered on each positive CLK edge, data and data mask are referenced to both edges
of DQS
Posted
CAS
programmable additive latency supported to make command and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal
quality
Auto-precharge operation for read and write bursts
Auto Refresh and Self Refresh modes
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = Read Latency - 1 (WL = RL - 1)
Interface: SSTL_18
Packaged in WBGA 84 Ball (10X12.5 mm
2
), using Lead free materials with RoHS compliant
-4-
Publication Release Date: Oct. 23, 2009
Revision A06
W9751G6IB
3. KEY PARAMETERS
SPEED GRADE
SYM.
Bin(CL-tRCD-tRP)
Part Number Extension
@CL = 6
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Min.
Min.
Min.
Max.
Max.
Max.
Max.
Max.
Max.
Max.
DDR2-800
5-5-5
25F
2. 5 nS
8 nS
2.5 nS
8 nS
3.75 nS
8 nS
5 nS
8 nS
12.5 nS
12.5 nS
52.5 nS
40 nS
95 mA
110 mA
176 mA
175 mA
135 mA
7 mA
300 mA
DDR2-800
6-6-6
-25
2. 5 nS
8 nS
3 nS
8 nS
3.75 nS
8 nS
5 nS
8 nS
15 nS
15 nS
55 nS
40 nS
94 mA
109 mA
176 mA
175 mA
135 mA
7 mA
300 mA
DDR2-667
5-5-5
-3
−
−
3 nS
8 nS
3.75 nS
8 nS
5 nS
8 nS
15 nS
15 nS
55 nS
40 nS
84 mA
94 mA
155 mA
160 mA
125 mA
7 mA
290 mA
@CL = 5
t
CK
Clock Cycle Time
@CL = 4
@CL = 3
t
RCD
t
RP
t
RC
t
RAS
I
DD0
I
DD1
I
DD4R
I
DD4W
I
DD5B
I
DD6
I
DD7
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Operating current
Operation current (Single bank)
Operating burst read current
Operating burst write current
Burst refresh current
Self refresh current
Operating bank interleave read current
-5-
Publication Release Date: Oct. 23, 2009
Revision A06
