This X24257 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
256K
FEATURES
•Save critical data with programmable block lock
protection
—Block lock (first page, first 2 pages, first 4
pages, first 8 pages, 1/4, 1/2, or all of EEPROM
array)
X24257
400kHz 2-Wire Serial EEPROM with Block Lock
DESCRIPTION
™
32K x 8 Bit
The X24257 is a CMOS Serial EEPROM, internally
organized 32K x 8. The device features a serial inter-
face and software protocol allowing operation on a
simple two wire bus.
—Software write protection —
Programmable hardware write protect
•In circuit programmable ROM mode
•400kHz 2-wire serial interface
—Schmitt trigger input noise suppression —
Output slope control for ground bounce noise
elimination
•Longer battery life with lower power
—Active read current less than 1µA
—Active write current less than 3µA
—Standby current less than 1µA
•2.5V to 5.5V power supply •64-byte
page write mode
—Minimizes total write time per word
•Internally organized 32K x 8
•Bidirectional data transfer protocol
•Self-timed write cycle
—Typical write cycle time of 5ms
•High reliability
—Endurance: 100,000 cycles
—Data retention: 100 years
•8-lead XBGA, 8-lead SOIC, 14-lead TSSOP
Three device select inputs (S –S
1) allow up to four
0
devices to share a common two wire bus.
A Write Protect Register at the highest address location,
FFFFh, provides three write protection features: Software
Write Protect, Block Lock Protect, and Programmable
Hardware Write Protect. The Software Write Protect
feature prevents any nonvolatile writes to the device
until the WEL bit in the Write Protect Register is set.
Product
retention is greater than 100 years.
The Block Lock Protection feature gives the user eight
array block protect options, set by programming three
bits in the Write Protect Register. The Programmable
Hardware Write Protect feature allows the user to
install the device with WP tied to
CC
V
, write to and
Block Lock the desired portions of the memory array in
circuit, and then enable the In Circuit Programmable
ROM Mode by programming the WPEN bit HIGH in the
Write Protect Register. After this, the Block Locked
portions of the array, including the Write Protect Register
itself, are protected from being erased if WP is high.
Xicor EEPROMs are designed and tested for applica- tions
requiring extended endurance. Inherent data
BLOCK DIAGRAM
Serial EEPROM Data
and Address (SDA)
Data Register
Y Decode Logic
Command
Decode
SCL
Obsolete
S
1
S
0
Device
Select
and
Control
Logic
Page
Decode
Logic
Block Lock and
Write Protect
Control Logic
Serial EEPROM
Array
Logic
Write
Protect
Register
32K X 8
WP
Write Voltage
Control
Characteristics subject to change without notice.
1 of 19
X24257 – Preliminary Information
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the
device.
PIN NAMES
Symbol
S
0
, S
1
SDA
SCL
WP
V
SS
V
CC
NC
Description
Device Select Inputs
Serial Data
Serial Clock
Write Protect
Ground
Supply Voltage
No Connect
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and out
of the device. It is an open drain output and may be
wire-ORed with any number of open drain or open col-
lector outputs.
An open drain output requires the use of a pull-up
resistor. For selecting typical values, refer to the Pull-
PIN CONFIGURATION
8-Lead XBGA: Top View
WP
V
CC
up resistor selection graph at the end of this data
sheet.
Device Select (S
0
, S
1
)
The device select inputs (S
0
, S
1)
are used to set bits in the
slave address. This allows up to four devices to share a
common bus. These inputs can be static or
1
2
3
4
8
7
6
5
S
1
S
0
V
SS
S
2
actively driven. If used statically they must be tied to V
SS
or V
CC
as appropriate. If actively driven, they must be
driven with CMOS levels (driven to V
CC
or V
SS
) and they
must be constant between each start and stop
issued on the SDA bus. These pins have an active pull
Product
SCL
14-Lead TSSOP
S
0
S
1
SDA
1
2
down internally and will be sensed as low if the pin is left
unconnected.
NC
NC
NC
S
2
V
SS
Write Protect (WP)
WP must be constant between each start and stop
issued on the SDA bus and is always active (not
3
4
X24257
11
10
5
9
6
7
8
14
13
12
V
CC
WP
NC
NC
NC
SCL
SDA
gated). The WP pin has an active pull down to disable the
write protection when the input is left floating. The
Write Protect input controls the Hardware Write Protect
feature. When held LOW, Hardware Write Protection is
disabled. When this input is held HIGH, and the WPEN bit
in the Write Protect Register is set HIGH, the Write
Protect Register is protected, preventing changes to the
Block Lock Protection and WPEN bits.
8-Lead PDIP/SOIC
S
0
S
1
1
2
3
4
S
2
V
SS
X24257
8
7
6
5
V
CC
WP
SCL
SDA
Obsolete
Characteristics subject to change without notice.
2 of 19
X24257 – Preliminary Information
DEVICE OPERATION
The device supports a bidirectional bus oriented proto- col.
The protocol defines any device that sends data
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
onto the bus as a transmitter, and the receiving device as
the receiver. The device controlling the transfer is a
master and the device being controlled is the slave.
The master will always initiate data transfers, and pro-
vide the clock for both transmit and receive operations.
Therefore, the device will be considered a slave in all
reserved for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the start condition and will not respond to
applications.
any command until this condition has been met.
Figure 1. Data Validity
SCL
SDA
Data Stable
Data
Change
Product
Figure 2. Definition of Start and Stop
SCL
SDA
Start Bit
Stop Bit
Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA when
The device will respond with an acknowledge after rec-
ognition of a start condition and its slave address. If
Obsolete
Acknowledge
SCL is HIGH. The stop condition is also used to place
device into the standby power mode after a read
the
both the device and a write operation have been
selected, the device will respond with an acknowledge
after the receipt of each subsequent 8-bit word.
In the read mode the device will transmit eight bits of
data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no
stop condition is generated by the master, the device
sequence. A stop condition can only be issued after the
transmitting device has released the bus.
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
will continue to transmit data. If an acknowledge is not
detected, the device will terminate further data trans-
missions. The master must then issue a stop condition
return the device to the standby power mode and
to
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle the receiver will
pull the SDA line LOW to acknowledge that it received the
eight bits of data. Refer to Figure 3.
place the device into a known state.
Characteristics subject to change without notice.
3 of 19
X24257 – Preliminary Information
Figure 3. Acknowledge Response From Receiver
SCL from
Master
1
8
9
Data Output
from Transmitter
Data Output
fromReceiver
Start
Acknowledge
DEVICE ADDRESSING
Following a start condition, the master must output the
address of the slave it is accessing. The first four bits of
the Slave Address Byte are the device type identifier
bits. These must equal “1010”. The next 2 bits are the
Figure 4. Device Addressing
Device Type
Identifier
Device
Select
device select bits S
0
and S
1
. This allows up to 4
devices to share a single bus. These bits are compared
to the S
0
and S
1
device select input pins. The last bit of the
Product
1
0
1
0
0
S
1
S
0
R/W
Slave Address Byte
High Order Word Address
Slave Address Byte defines the operation to be
performed. When the R/W bit is a one, then a read
operation is selected. When it is zero then a write oper- ation
is selected. Refer to Figure 4. After loading the
Slave Address Byte from the SDA bus, the device com-
pares the device type bits with the value “1010” and the
device select bits with the status of the device select
input pins. If the compare is not successful, no
*
A14 A13 A12
A11 A10
A9
A8
acknowledge is output during the ninth clock cycle and the
device returns to the standby mode.
On power up the internal address is undefined, so the
first read or write operation must supply an address.
A7
X24257 Word Address Byte 1
*This bit is 0 for access to the array and
1 for access to the Control Register
Low Order Word Address
A6
A5
A4
A3
A2
A1
A0
The word address is either supplied by the master or
obtained from an internal counter, depending on the
Word Address Byte 0
Obsolete
The internal organization of the E
2
operation. The master must supply the two Word
Address Bytes as shown in Figure 4.
array is 512 pages by
64 bytes per page. The page address is partially contained
in the Word Address Byte 1 and partially in
D7
D6
D5
D4
D3
D2
D1
D0
Data Byte
bits 7 through 6 of the Word Address Byte 0. The byte
address is contained in bits 5 through 0 of the Word
Address Byte 0. See Figure 4.
Characteristics subject to change without notice.
4 of 19
X24257 – Preliminary Information
WRITE OPERATIONS
Byte Write
For a write operation, the device follows “3 byte” proto- col,
consisting of one Slave Address Byte, one Word
after the first data word is transferred, the master can
transmit up to sixty-three more words. The device will
respond with an acknowledge after the receipt of each
word, and then the byte address is internally incre-
mented by one. The page address remains constant.
When the counter reaches the end of the page, it “rolls
over” and goes back to the first byte of the current
page. This means that the master can write 64-bytes to
the page beginning at any byte. If the master begins
writing at byte 32, and loads 64-bytes, then the first
32-bytes are written to bytes 32 through 63, and the last
16 words are written to bytes 0 through 31. After-
wards, the address counter would point to byte 32. If the
master writes more than 64 bytes, then the previously
loaded data is overwritten by the new data, one byte at a
time.
The master terminates the data byte loading by issuing a
stop condition, which causes the device to begin the
Address Byte 1, and the Word Address Byte 0, which
gives the master access to any one of the words in the
array. Upon receipt of the Word Address Byte 0, the
device responds with an acknowledge, and waits for
the first eight bits of data. After receiving the 8 bits of the
data byte, the device again responds with an
acknowledge. The master then terminates the transfer by
generating a stop condition, at which time the
device begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress
the device inputs are disabled and the device will not
respond to any requests from the master. The SDA pin
is at high impedance. See Figure 5.
Page Write
The device is capable of a 64 byte page write operation. It
is initiated in the same manner as the byte write
Product
Word Address
Byte 0
nonvolatile write cycle. As with the byte write operation, all
inputs are disabled until completion of the internal
write cycle. Refer to Figure 6 for the address, acknowl-
edge, and data transfer sequence.
operation; but instead of terminating the write operation
Figure 5. Byte Write Sequence
S
T
Signals from
the Master
A
R
Slave
Address
S
1
S
0
0
Word Address
Byte 1
Data
S
T
O
P
T
SDA Bus
Signals from
the Slave
S10100
P
A
C
A
C
A
C
A
C
K
K
K
K
Figure 6. Page Write Sequence
(0
=
n
=
64)
Signals from
the Master
S
T
Obsolete
T
SDA Bus
S 1 0 1 0 0
S
1
S
0
0
Signals from
the Slave
A
C
A
R
Slave
Address
Word Address
Byte 1
Word Address
Byte 0
Data
(0)
Data
(n)
S
T
O
P
P
A
C
A
C
A
C
A
C
K
K
K
K
K
Characteristics subject to change without notice.
5 of 19
