0
R
XC95144XL High Performance
CPLD
0
0
DS056 (v2.0) April 3, 2007
Product Specification
54V18 Function Blocks, providing 3,200 usable gates with
propagation delays of 5 ns. See
Figure 2
for overview.
Features
•
•
•
•
5 ns pin-to-pin logic delays
System frequency up to 178 MHz
144 macrocells with 3,200 usable gates
Available in small footprint packages
- 100-pin TQFP (81 user I/O pins)
- 144-pin TQFP (117 user I/O pins)
- 144-CSP (117 user I/O pins)
- Pb-free available for all packages
Optimized for high-performance 3.3V systems
- Low power operation
- 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V
signals
- 3.3V or 2.5V output capability
- Advanced 0.35 micron feature size CMOS
Fast FLASH™ technology
Advanced system features
- In-system programmable
- Superior pin-locking and routability with
Fast CONNECT™ II switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with
individual product-term allocation
- Local clock inversion with three global and one
product-term clocks
- Individual output enable per output pin with local
inversion
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold circuitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
- Endurance exceeding 10,000 program/erase
cycles
- 20 year data retention
- ESD protection exceeding 2,000V
Pin-compatible with 5V-core XC95144 device in the
100-pin TQFP package
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XL device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of I
CC
, the following equation may be
used:
I
CC
(mA) = MC
HS
(0.175*PT
HS
+ 0.345) + MC
LP
(0.052*PT
LP
+ 0.272) + 0.04 * MC
TOG
(MC
HS
+MC
LP
)* f
where:
MC
HS
= # macrocells in high-speed configuration
PT
HS
= average number of high-speed product terms
per macrocell
MC
LP
= # macrocells in low power configuration
PT
LP
= average number of low power product terms per
macrocell
f = maximum clock frequency
MCTOG = average % of flip-flops toggling per clock
(~12%)
This calculation was derived from laboratory measurements
of an XC9500XL part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual I
CC
value varies with the design application and should be veri-
fied during normal system operation.
Figure 1
shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
•
•
•
•
•
•
•
WARNING: Programming temperature range of
T
A
= 0° C to +70° C
Description
The XC95144XL is a 3.3V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of eight
© 1998-2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS056 (v2.0) April 3, 2007
Product Specification
www.xilinx.com
1
XC95144XL High Performance CPLD
application note
XAPP114, “Understanding XC9500XL
CPLD Power.”
250
178 MHz
200
Typical ICC (mA)
R
150
H
P
i gh
e rfo
rm
e
anc
104 MHz
100
P
Low
owe
r
50
0
50
100
150
200
Clock Frequency (MHz)
Figure 1:
Typical I
CC
vs. Frequency for XC95144XL
2
www.xilinx.com
DS056 (v2.0) April 3, 2007
Product Specification
R
XC95144XL High Performance CPLD
3
JTAG Port
1
JTAG
Controller
In-System Programming Controller
54
I/O
I/O
I/O
18
Function
Block 1
Macrocells
1 to 18
Fast CONNECT II Switch Matrix
I/O
54
18
Function
Block 2
Macrocells
1 to 18
I/O
Blocks
I/O
I/O
I/O
I/O
3
I/O/GCK
1
I/O/GSR
4
I/O/GTS
54
18
Function
Block 3
Macrocells
1 to 18
54
18
Function
Block 4
Macrocells
1 to 18
54
18
Function
Block 8
Macrocells
1 to 18
DS056_02_101300
Figure 2:
XC95144XL Architecture
Function Block outputs (indicated by the bold line) drive the I/O Blocks directly.
DS056 (v2.0) April 3, 2007
Product Specification
www.xilinx.com
3
XC95144XL High Performance CPLD
R
Absolute Maximum Ratings
(2)
Symbol
V
CC
V
IN
V
TS
T
STG
T
J
Description
Supply voltage relative to GND
Input voltage relative to GND
(1)
Voltage applied to 3-state output
(1)
Storage temperature (ambient)
(3)
Junction temperature
Value
–0.5 to 4.0
–0.5 to 5.5
–0.5 to 5.5
–65 to +150
+150
Units
V
V
V
o
C
o
C
Notes:
1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the
device pins may undershoot to –2.0 V or overshoot to +7.0V, provided this over- or undershoot lasts less than 10 ns and with the
forcing current being limited to 200 mA. External I/O voltage may not exceed V
CCINT
by 4.0V.
2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
3. For soldering guidelines and thermal considerations, see the
Device Packaging
information on the Xilinx website. For Pb-free
packages, see
XAPP427.
Recommended Operation Conditions
Symbol
V
CCINT
V
CCIO
V
IL
V
IH
V
O
Parameter
Supply voltage for internal logic
and input buffers
Commercial T
A
= 0
o
C to 70
o
C
Industrial T
A
= –40
o
C to +85
o
C
Min
3.0
3.0
3.0
2.3
0
2.0
0
Max
3.6
3.6
3.6
2.7
0.80
5.5
V
CCIO
Units
V
V
V
V
V
V
V
Supply voltage for output drivers for 3.3V operation
Supply voltage for output drivers for 2.5V operation
Low-level input voltage
High-level input voltage
Output voltage
Quality and Reliability Characteristics
Symbol
T
DR
N
PE
V
ESD
Data Retention
Program/Erase Cycles (Endurance)
Electrostatic Discharge (ESD)
Parameter
Min
20
10,000
2,000
Max
-
-
-
Units
Years
Cycles
Volts
DC Characteristic Over Recommended Operating Conditions
Symbol
V
OH
V
OL
I
IL
I
IH
Parameter
Output high voltage for 3.3V outputs
Output high voltage for 2.5V outputs
Output low voltage for 3.3V outputs
Output low voltage for 2.5V outputs
Input leakage current
I/O high-Z leakage current
Test Conditions
I
OH
= –4.0 mA
I
OH
= –500
μA
I
OL
= 8.0 mA
I
OL
= 500
μA
V
CC
= Max; V
IN
= GND or V
CC
V
CC
= Max; V
IN
= GND or V
CC
Min
2.4
90% V
CCIO
-
-
-
-
Max
-
-
0.4
0.4
±10
±10
Units
V
V
V
V
μA
μA
4
www.xilinx.com
DS056 (v2.0) April 3, 2007
Product Specification
R
XC95144XL High Performance CPLD
Parameter
I/O high-Z leakage current
Test Conditions
V
CC
= Max; V
CCIO
= Max;
V
IN
= GND or 3.6V
V
CC
Min < V
IN
< 5.5V
V
IN
= GND; f = 1.0 MHz
V
IN
= GND, No load; f = 1.0 MHz
Min
-
-
-
45 (Typical)
Max
±10
±50
10
Units
μA
μA
pF
mA
Symbol
I
IH
C
IN
I
CC
I/O capacitance
Operating supply current
(low power mode, active)
AC Characteristics
XC95144XL-5
Symbol
T
PD
T
SU
T
H
T
CO
f
SYSTEM
T
PSU
T
PH
T
PCO
T
OE
T
OD
T
POE
T
POD
T
AO
T
PAO
T
WLH
T
APRPW
T
PLH
Parameter
I/O to output valid
I/O setup time before GCK
I/O hold time after GCK
GCK to output valid
Multiple FB internal operating frequency
I/O setup time before p-term clock input
I/O hold time after p-term clock input
P-term clock output valid
GTS to output valid
GTS to output disable
Product term OE to output enabled
Product term OE to output disabled
GSR to output valid
P-term S/R to output valid
GCK pulse width (High or Low)
Asynchronous preset/reset pulse width
(High or Low)
P-term clock pulse width (High or Low)
Min
-
3.7
0
-
-
1.7
2.0
-
-
-
-
-
-
-
2.8
5.0
5.0
Max
5.0
-
-
3.5
178.6
-
-
5.5
4.0
4.0
7.0
7.0
10.0
10.5
-
-
-
XC95144XL-7
Min
-
4.8
0
-
-
1.6
3.2
-
-
-
-
-
-
-
4.0
6.5
6.5
Max
7.5
-
-
4.5
125.0
-
-
7.7
5.0
5.0
9.5
9.5
12.0
12.6
-
-
-
XC95144XL-10
Min
-
6.5
0
-
-
2.1
4.4
-
-
-
-
-
-
-
4.5
7.0
7.0
Max
10.0
-
-
5.8
100.0
-
-
10.2
7.0
7.0
11.0
11.0
14.5
15.3
-
-
-
Units
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
TEST
R
1
Device Output
R
2
C
L
Output Type
V
CCIO
3.3V
2.5V
V
TEST
3.3V
2.5V
R
1
320
Ω
250
Ω
R
2
360
Ω
660
Ω
C
L
35 pF
35 pF
DS058_03_081500
Figure 3:
AC Load Circuit
DS056 (v2.0) April 3, 2007
Product Specification
www.xilinx.com
5
