首页 > 器件类别 >

uPD121W33AT1F-E2-AT

MOS INTEGRATED CIRCUIT

厂商名称:NEC ( Renesas )

厂商官网:https://www2.renesas.cn/zh-cn/

下载文档
文档预览
DATA SHEET
MOS INTEGRATED CIRCUIT
μ
PD121WxxA Series
HIGH CURRENT 1.5 A
GENERAL-PURPOSE CMOS REGULATOR
DESCRIPTION
The
μ
PD121WxxA series is general-purpose CMOS regulators which have 1.5 A output current capacity. These
products are suitable for power supply of large-scale ASICs etc. By ON/OFF function, the power consumption can be
kept low level at the time of off-state. This series of regulator has 3 fixed output voltage type 1.8 V, 2.5 V, 3.3 V, and
adjustable output voltage type
(1.8
to 3.3 V).
FEATURES
Output Current: 1.5 A
Output Voltage: 1.8 V, 2.5 V, 3.3 V (Fixed type) / 1.8 to 3.3 V (Adjustable type)
Output Voltage Tolerance: V
O
±
2.0% (T
J
= 25°C)
Dropout Voltage: V
DIF
= 1.0 V MAX. (I
O
= 1.5 A)
Quiescent Current: 150
μ
A TYP. (I
O
= 0 A)
Standby Current: 1
μ
A
Available for laminated ceramic capacitor: (Electric capacity 10
μ
F or higher)
On-chip over-current protection circuit
On-chip thermal shut down circuit
APPLICATIONS
These regulators are suitable for large-scale ASICs which are used in digital appliances etc.
PIN CONFIGURATION (Marking Side)
5-PIN TO-252 (5-PIN MP-3ZK)
6
1. INPUT
2. ON/OFF
3. GND
Note
1 2 3 4 5
4. NC / ADJ
5. OUTPUT
6. GND (Fin)
Note
No.3 pin is cut and can not be connected to substrate. No.6 is Fin and common to GND pin.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. G18852EJ1V0DS00 (1st edition)
Date Published July 2007 NS
Printed in Japan
2007
μ
PD121WxxA Series
BLOCK DIAGRAM
μ
PD121W18A,
μ
PD121W25A,
μ
PD121W33A
V
IN
ON/OFF
Buffer
+
Error
amp.
+
ON/OFF
Over-current
protection
Constant
Current
Reference
voltage
V
OUT
Thermal
shut down
Triming
GND
μ
PD121W00A
V
IN
ON/OFF
Buffer
+
Error
amp.
+
ON/OFF
Over-current
protection
V
OUT
Constant
Current
Reference
voltage
ADJ
Thermal
shut down
Triming
GND
2
Data Sheet G18852EJ1V0DS
μ
PD121WxxA Series
ORDERING INFORMATION
Part Number
Package
5-PIN TO-252 (5-PIN MP-3ZK)
5-PIN TO-252 (5-PIN MP-3ZK)
5-PIN TO-252 (5-PIN MP-3ZK)
5-PIN TO-252 (5-PIN MP-3ZK)
Output Voltage
1.8 V
2.5 V
3.3 V
1.8 to 3.3 V
Type
Fixed
Fixed
Fixed
Adjustable
Marking
121W18
121W25
121W33
121W00
μ
PD121W18AT1F
μ
PD121W25AT1F
μ
PD121W33AT1F
μ
PD121W00AT1F
Remark
Since it is the tape-packaged product, “-E1” or “-E2” is added to the end of its product name.
Part Number
Package
5-PIN TO-252 (5-PIN MP-3ZK)
Package Type
16 mm wide embossed taping
Pin 1 on draw-out side
2,500 pcs/reel
μ
PD121W18AT1F-E1-AT
Note
μ
PD121W18AT1F-E2-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 at take-up side
2,500 pcs/reel
μ
PD121W25AT1F-E1-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 on draw-out side
2,500 pcs/reel
μ
PD121W25AT1F-E2-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 at take-up side
2,500 pcs/reel
μ
PD121W33AT1F-E1-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 on draw-out side
2,500 pcs/reel
μ
PD121W33AT1F-E2-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 at take-up side
2,500 pcs/reel
μ
PD121W00AT1F-E1-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 on draw-out side
2,500 pcs/reel
μ
PD121W00AT1F-E2-AT
Note
5-PIN TO-252 (5-PIN MP-3ZK)
16 mm wide embossed taping
Pin 1 at take-up side
2,500 pcs/reel
Note
Pb-free (This product does not contain Pb in the external electrode and other parts.)
Data Sheet G18852EJ1V0DS
3
μ
PD121WxxA Series
ABSOLUTE MAXIMUM RATINGS (T
A
= 25°C, unless otherwise specified)
Parameter
Input Voltage
ON/OFF Pin Voltage
Internal Power Dissipation (T
C
= 25°C)
Operating Ambient Temperature
Operating Junction Temperature
Storage Temperature
Thermal Resistance (junction to ambient)
Thermal Resistance (junction to case)
Note
Symbol
V
IN
V
ON/OFF
P
T
T
A
T
J
T
stg
R
th(J-A)
R
th(J-C)
Rating
−0.3
to
+6.0
−0.3
to V
IN
10
−40
to
+85
−40
to
+150
−55
to
+150
125
12.5
Unit
V
V
W
°C
°C
°C
°C/W
°C/W
Note
Internally limited. When the operating junction temperature rises above 150°C, the internal circuit shuts down
the output voltage.
Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any
parameter. That is, the absolute maximum ratings are rated values at which the product is on the
verge of suffering physical damage, and therefore the product must be used under conditions that
ensure that the absolute maximum ratings are not exceeded.
TYPICAL CONNECTION
μ
PD121W18A,
μ
PD121W25A,
μ
PD121W33A
ON/OFF
D
1
INPUT
INPUT
C
IN
μ
PD121W18A, 25A, 33A
OUTPUT
OUTPUT
C
OUT
D
2
GND
GND
μ
PD121W00A
ON/OFF
D
1
INPUT
INPUT
μ
PD121W00A
OUTPUT
OUTPUT
R
1
D
2
ADJ
GND
C
IN
GND
C
OUT
R
2
4
Data Sheet G18852EJ1V0DS
μ
PD121WxxA Series
C
IN
: 0.1
μ
F or higher. Be sure to connect C
IN
to prevent parasitic oscillation. Set this value according to the length
of the line between the regulator and the INPUT pin. Use of a film capacitor or other capacitor with first-rate
voltage and temperature characteristics is recommended. If using a laminated ceramic capacitor, it is
necessary to ensure that C
IN
is 0.1
μ
F or higher for the voltage and temperature range to be used.
C
OUT
: 10
μ
F or higher. Be sure to connect C
OUT
to prevent oscillation and improve excessive load regulation. Place
C
IN
and C
OUT
as close as possible to the IC pins (within 1 to 2 cm). Also, in case of using a laminated ceramic
capacitor, please note following items.
It is necessary to ensure that C
OUT
is 10
μ
F or higher for the voltage and temperature range to be used.
In case of using laminated ceramic capacitor, it is easy to become state of parasitic oscillation. Because
ESR of laminated ceramic capacitor is very low. Therefore, the capacitor and load condition (output current)
which fulfill the condition of the stable operation area of ESR shown below are recommended.
Stable Operation Area as below is regulated under condition of which this product is not on a substrate.
Therefore impedance on substrate is not considered.
D
1
D
2
: If the OUTPUT pin has a higher voltage than the INPUT pin, connect a diode.
: If the OUTPUT pin has a lower voltage than the GND pin, connect a Schottky barrier diode.
V
OUT
= (1
+
R
1
/R
2
) V
ADJ
Note
R
1
, R
2
: The total amount of R
1
and R
2
is sure to below 500 kΩ (375 kΩ TYP.). R
2
= 100 kΩ is recommended.
Note
When V
OUT
= 3.0 V: R
1
= 275 kΩ, R
2
= 100 kΩ
Caution Make sure that no external voltage is applied to the OUTPUT pin.
μ
PD121WxxA Series C
OUT
ESR Stable Operation Area
Unstable Operation Area
10
1
Stable Operation Area
ESR (Ω)
0.1
Unstable Operation Area
0.01
0
150
300
450
600
750
I
O
(mA)
900
1050 1200 1350
1500
Data Sheet G18852EJ1V0DS
5
查看更多>
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消