下载中心
基于级联OTA的4.5V,450mA低压降线性稳压器的设计pdf
1星 发布者: 太白金星

2020-07-28 | 1积分 | 274.35KB |  3 次下载

下载 收藏 评论

文档简介
标签: 电源

电源

本文旨在介绍一种基于两级级联运算跨导放大器(OTA)作为误差放大器的4.5V,450mA低压降(LDO)电压线性稳压器的设计。上述两级OTA采用级联电流镜像技术设计,以提高输出阻抗。建议的OTA在无负载条件下的直流增益为101 dB。 LDO稳压器中包含的设计参考电压由温度系数(Tγ)为0.025 mV / oC的带隙参考提供。拟议的LDO稳压器在450mA负载电流下的最大压降为0.5V,在满负载条件下在[100Hz,10kHz]下的最坏情况下电源抑制比(PSRR)为[54.5dB,34.3dB]。所有建议的电路均使用0.35μmCMOS技术进行设计。对设计进行检查,以证实其在宽输入电压范围内的性能,发现电路设计可以很好地满足所有初始规格要求。低压降(LDO)电压线性稳压器;运算跨导放大器(OTA);带隙参考;级联电流镜

This article aims to present the design of a 4.5-V, 450-mA low drop-out (LDO) voltage linear regulator based on a twostage cascoded operational transconductance amplifier (OTA) aserror amplifier. The aforementioned two-stage OTA is designedwith cascoded current mirroring technique to boost up theoutput impedance. The proposed OTA has a DC gain of 101 dBunder no load condition. The designed reference voltage includedin the LDO regulator is provided by a band gap reference withthe temperature coefficient (Tγ) of 0.025 mV/oC. The proposedLDO regulator has a maximum drop-out voltage of 0.5 V @ 450mA of load current, and has the worst case power supplyrejection ratio (PSRR) of [54.5 dB, 34.3 dB] @ [100 Hz, 10 kHz] infull load condition. All the proposed circuits are designed using a0.35 μm CMOS technology. The design is checked in order tocorroborate its performance for wide range of input voltage,founding that the circuit design works fine meeting all the initialspecification requirements.Low drop-out (LDO) voltage linear regulator; operationaltransconductance amplifier (OTA); band gap reference; cascodedcurrent mirror

评论
推荐下载
查看更多
相关视频
  • MIT 6.622 Power Electronics

  • 下世代能量转换技术

  • 开关电源之Buck变换器的环路分析与补偿

  • 自激振荡开关电源电路构成特点及工作原理介绍

  • 开关电源入门视频(BUCK)

  • 电源小白到实战

推荐帖子
精选电路图
  • PIC单片机控制的遥控防盗报警器电路

  • 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示

  • 带有短路保护系统的5V直流稳压电源电路图

  • 如何构建一个触摸传感器电路

  • 如何调制IC555振荡器

  • 基于ICL296的大电流开关稳压器电源电路

×