Spartan-6 FPGA SP601 评估原理图。

文档内容节选

4 DDR2 Page 5 Differential Clock Clock Socket SMA Clock Page 9 LEDs Page 9 DIP Switches Page 9 Push Buttons Page 9 D C B A 3 2 1 FMC LPC Expansion Connector Page 6 101001000 Ethernet GMII Page 7 Spartan6 XC6SLX16 U1 Parallel Flash Page 8 SPI X4 or External Config Page 8 GPIO Headers Page 10 IIC EEPROM and Header Page 10 MODE DIP Switch USB UART USB JTAG Connector Page 8 Page 10 Page 14 JTAG Chain J2 or J3 FPGA r o G A T J R D H B S U TDI TDO U1 J4 FMC Expansion J1 TDI TDO IIC Addresssing U5 ......