The Verilog-2001 Standard includes a number of enhancements that are targeted at simplifying

designs, improving designs and reducing design errors.

This paper details important enhancements that were added to the Verilog-2001 Standard that are

intended to simplify behavioral modeling and to improve synthesis accuracy and efficiency.

Information is provided to explain the reasons behind the Verilog-2001 Standard enhancement

implementations..