A 5.6 ppm°C Temperature Coefficient,87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting t-电子电路相关资料下载-EEWORLD下载中心

A 5.6 ppm°C Temperature Coefficient,87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting tpdf

1星发布者: rubyonrails

2020-05-25 | 1积分 | 2.38MB | 0 次下载

文档简介

标签： JSSC

A 5.6 ppm°C Temperature Coefficient,87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point

加载更多

推荐下载

                        A Non-Interleaved 12-b 330-MSs Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub

                        自举电路

                        Basics of MATLAB and Beyond - Andrew Knight

                        2003 Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits

                        2005 A 10Gbps CMOS Adaptive Equalizer for Backplane Applications

                        2014年清华大学828信号与系统真题.pdf

                        电子元器件的识别.pdf

                        An embedded tri-band planar inverted-F antenna with a branch-line shorting strip

                        RS808整流方桥 8A800V【ASEMI】

                        MK_电工学学习指导与习题详解 640页 6.8M.pdf

                        A Wide Linear Dynamic Range Image Sensor Based on Asynchronous Self-Reset and Tagging of Saturation

                        TL084 中文版.pdf

                        爱上制作11 桌面制造业 173页 53.7M.part2

                        Principles of Data Conversion System Design by Razavi

                        备战2015全国大学生电子设计竞赛_放大器类赛题分析.pdf

                        A 7.1-fJConversion-Step 88-dB SFDR SAR ADC With Energy-Free “Swap To Reset”

                        MK_电工与电子实验技术 172页 PDF版.pdf

                        GBT 6828-1986 吊扇电容运转电动机通用技术条件.pdf

                        一种先进的N分数锁相环频率合成器

                        A 190-GHz VCO With 20.7% Tuning Range Employing an Active Mode Switching Block in a 130 nm SiGe BiCM

                        2014考研康华光《电子技术基础电模拟部分》名校真题精讲及典型题分类解析.pdf

                        实用电子元器件与电路基础 742页 高清书签版_Part1.pdf

                        A CMOS Low-Noise, Low-Dropout Regulator for Transceiver SOC Supply Management

                        Systematic Transistor and Inductor Modeling for Millimeter-Wave Design

                        2001 A 5.2-GHz CMOS Receiver with 62-dB Image Rejection

                        The Designer’s Guide to Verilog-AMS

                        ESD整改策略

                        电子行业硬件研发工程师招聘笔试题和答案（南瑞集团）

                        基于DDS技术的程控信号源设计.pdf

                        电线电缆和软线参考标准

精选文集