下载中心
Bang-Bang Digital PLLs at 11 and 20GHz with sub- 200fs Integrated Jitter...pdf
1星 发布者: sigma

2020-12-15 | 1积分 | 1019.02KB |  0 次下载

下载 收藏 评论

文档简介
标签: DPLL

DPLL

标题:Bang-Bang Digital PLLs at 11 and 20GHz with sub- 200fs Integrated Jitter for High-Speed Serial Communication Applications

作者:A. Rylyakov, J. Tierno, H. Ainspan, J.-O. Plouchart, J. Bulzacchelli, Z. Toprak Deniz, D. Friedman

摘要:This paper describes an integer-N BB-PFD DPLL architecture for wireline communication applications. The feasibility of the structure is demonstrated by implementations targeting applications in the 8-to-11 Gb/s and 17-to-20 Gb/s ranges. A key challenge associated with this approach is how to achieve the proportional-path latency and gain required for overall low-noise DPLL performance. In particular, it is well-known that the strong nonlinearity introduced by the BB-PFD manifests itself as a bounded limit cycle. This results in the DPLL output jitter to increase as the proportional path latency and gain increase. To minimize the negative effect of the limit cycle, the DPLL architecture features a separate low-latency proportional path, with the BB- PFD output directly controlling the DCO. Other features include controllability of the proportional-path gain and of the BBPFD gain.

评论
相关视频
  • Soc Design Lab - NYCU 2023

  • 嵌入式开发入门模电(模拟电路)基础

  • 电赛特训营(硬币检测装置)

  • 微波收发机系统ADS仿真与设计实践

  • 数模混合信号电路设计(鲁汶大学)

  • 进阶混讯实体晶片布局设计

推荐帖子
精选电路图
  • 家用电源无载自动断电装置的设计与制作

  • PIC单片机控制的遥控防盗报警器电路

  • 短波AM发射器电路设计图

  • 开关电源的基本组成及工作原理

  • 用NE555制作定时器

  • 基于TDA2003的简单低功耗汽车立体声放大器电路

×