天线手册 847页 356.2M 高清书签版.part05.rar-网络及通信技术相关资料下载-EEWORLD下载中心

天线手册 847页 356.2M 高清书签版.part05.rarrar

1星发布者: tyw

2019-05-07 | 1积分 | 40MB | 21 次下载

下载收藏评论

文档简介

标签：天线

天线手册 847页 356.2M 高清书签版.part05

加载更多

推荐下载

                        65-nm CMOS Low Dropout Regulator Featuring 60-dB PSRR Over 10-MHz Frequency Range and 100-mLoad Curr

                        5G权威指南——信号处理算法及实现

                        5G新空口基础知识

                        2001_l05dB SNR Multibit SD ADC for Digital Audio Applications

                        5G物理层中文资料

                        5-GHz CMOS wireless Lreceiver front end 2000

                        5G应用中的RFIC和SoC多物理场仿真

                        433MHz 天线设计

                        5 GHz CMOS transceiver for IEEE 802.11wireless LAN

                        5G毫米波和超宽带PA的RF测试和数字预失真（DPD）验证

                        2012_CICC_Sedigheh_10-bit 1-GSps CMOS ADC with FOM= 70 fJConversion

                        5G，NB-IoT，WiFi，LoRa，BLE，Zigbee等市场行情

                        5G NR LDPC Decoding Performance Comparison between GPU & FPGA Platforms

                        14-bit, 5-MHz digital-to-analog converter using multi-bit ΣΔ modulation

                        3 V 10b 70 MHz DIGITAL-TO-ANALOG CONVERTER

                        17-mW 0.66-mm_sup 2_ direct-conversion receiver for 1-Mb_s cable replacement 2005

                        (CMOS analog integrated circuits) Ndjountche, Tertulien - Datconverters, phase

                        5G Physical Layer: Principles, Models and Technology Components

                        5G Radio Access Networks: Centralized RAN, Cloud-RAN, and Virtualization of...

                        5G移动通信系统设计与标准详解

                        1.9-mW 750-kbs 2.4-GHz F-OOK Transmitter With Symmetric FM Template and High-Point Modulation PLL

                        1999_Linearity Enhancement of Multibit AY, AD and DConverters Using DatWeighted Averaging

                        5G Mobile Communications (Wei Xiang, Springer, 2017)

                        2013_JSSC_Sahoo_10-b 1-GHz 33-mW CMOS ADC

                        11.AnanthP Chandrakasan_ William J Bowhill_ Frank Fox  - Design of high-performance microprocessor c

                        1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise

                        14-bit, 10-Msampless Dconverter using multibit spl Sigmaspl Deltmodulation

                        155-MHz clock recovery delay- and phase-locked loop 1992

                        0.4-μm CMOS 10-Gb_s 4-PAM pre-emphasis serial link transmitter 1999

                        2019中级通信工程师考试重难点讲解

精选文集