STM32_FPGA(FSMC)\db\DSP_FPGA.ae.hdb
................\..\DSP_FPGA.amm.cdb
................\..\DSP_FPGA.asm.qmsg
................\..\DSP_FPGA.asm.rdb
................\..\DSP_FPGA.cbx.xml
................\..\DSP_FPGA.cmp.kpt
................\..\DSP_FPGA.cmp.rdb
................\..\DSP_FPGA.cmp2.ddb
................\..\DSP_FPGA.cmp_merge.kpt
................\..\DSP_FPGA.db_info
................\..\DSP_FPGA.fit.qmsg
................\..\DSP_FPGA.hier_info
................\..\DSP_FPGA.hif
................\..\DSP_FPGA.idb.cdb
................\..\DSP_FPGA.lpc.html
................\..\DSP_FPGA.lpc.rdb
................\..\DSP_FPGA.lpc.txt
................\..\DSP_FPGA.map.kpt
................\..\DSP_FPGA.map.qmsg
................\..\DSP_FPGA.map.rdb
................\..\DSP_FPGA.map_bb.hdb
................\..\DSP_FPGA.pre_map.cdb
................\..\DSP_FPGA.pre_map.hdb
................\..\DSP_FPGA.root_partition.map.reg_db.cdb
................\..\DSP_FPGA.routing.rdb
................\..\DSP_FPGA.rpp.qmsg
................\..\DSP_FPGA.rtlv.hdb
................\..\DSP_FPGA.rtlv_sg.cdb
................\..\DSP_FPGA.rtlv_sg_swap.cdb
................\..\DSP_FPGA.sgate.rvd
................\..\DSP_FPGA.sgate_sm.rvd
................\..\DSP_FPGA.sgdiff.cdb
................\..\DSP_FPGA.sgdiff.hdb
................\..\DSP_FPGA.sld_design_entry.sci
................\..\DSP_FPGA.sld_design_entry_dsc.sci
................\..\DSP_FPGA.smart_action.txt
................\..\DSP_FPGA.sta.qmsg
................\..\DSP_FPGA.sta.rdb
................\..\DSP_FPGA.syn_hier_info
................\..\DSP_FPGA.tis_db_list.ddb
................\..\logic_util_heursitic.dat
................\..\pll_50M_altpll.v
................\..\prev_cmp_DSP_FPGA.qmsg
................\..\prev_cmp_STM32_FPGA.qmsg
................\..\STM32_FPGA.amm.cdb
................\..\STM32_FPGA.asm.qmsg
................\..\STM32_FPGA.asm.rdb
................\..\STM32_FPGA.asm_labs.ddb
................\..\STM32_FPGA.cbx.xml
................\..\STM32_FPGA.cmp.bpm
................\..\STM32_FPGA.cmp.cdb
................\..\STM32_FPGA.cmp.hdb
................\..\STM32_FPGA.cmp.kpt
................\..\STM32_FPGA.cmp.logdb
................\..\STM32_FPGA.cmp.rdb
................\..\STM32_FPGA.cmp_merge.kpt
................\..\STM32_FPGA.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
................\..\STM32_FPGA.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
................\..\STM32_FPGA.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
................\..\STM32_FPGA.cycloneive_io_sim_cache.45um_tt_1200mv_0c_slow.hsd
................\..\STM32_FPGA.cycloneive_io_sim_cache.45um_tt_1200mv_85c_slow.hsd
................\..\STM32_FPGA.db_info
................\..\STM32_FPGA.fit.qmsg
................\..\STM32_FPGA.hier_info
................\..\STM32_FPGA.hif
................\..\STM32_FPGA.idb.cdb
................\..\STM32_FPGA.lpc.html
................\..\STM32_FPGA.lpc.rdb
................\..\STM32_FPGA.lpc.txt
................\..\STM32_FPGA.map.bpm
................\..\STM32_FPGA.map.cdb
................\..\STM32_FPGA.map.hdb
................\..\STM32_FPGA.map.kpt
................\..\STM32_FPGA.map.logdb
................\..\STM32_FPGA.map.qmsg
................\..\STM32_FPGA.map.rdb
................\..\STM32_FPGA.map_bb.cdb
................\..\STM32_FPGA.map_bb.hdb
................\..\STM32_FPGA.map_bb.logdb
................\..\STM32_FPGA.pre_map.cdb
................\..\STM32_FPGA.pre_map.hdb
................\..\STM32_FPGA.root_partition.map.reg_db.cdb
................\..\STM32_FPGA.routing.rdb
................\..\STM32_FPGA.rpp.qmsg
................\..\STM32_FPGA.rtlv.hdb
................\..\STM32_FPGA.rtlv_sg.cdb
................\..\STM32_FPGA.rtlv_sg_swap.cdb
................\..\STM32_FPGA.sgate.rvd
................\..\STM32_FPGA.sgate_sm.rvd
................\..\STM32_FPGA.sgdiff.cdb
................\..\STM32_FPGA.sgdiff.hdb
................\..\STM32_FPGA.sld_design_entry.sci
................\..\STM32_FPGA.sld_design_entry_dsc.sci
................\..\STM32_FPGA.smart_action.txt
................\..\STM32_FPGA.sta.qmsg
................\..\STM32_FPGA.sta.rdb
................\..\STM32_FPGA.sta_cmp.8_slow_1200mv_85c.tdb
................\..\STM32_FPGA.stingray_io_sim_cache.99um_ff_1200mv_0c_fast.hsd
................\..\STM32_FPGA.stingray_io_sim_cache.99um_tt_1200mv_0c_slow.hsd
................\..\STM32_FPGA.stingray_io_sim_cache.99um_tt_1200mv_85c_slow.hsd
-
RISC-V嵌入式系统开发
-
SOC系统级芯片设计实验
-
云龙51单片机实训视频教程（王云，字幕版）
-
2022 Digi-Key KOL 系列: 你见过1GHz主频的单片机吗？Teensy 4.1开发板介绍
-
TI 新一代 C2000™ 微控制器：全方位助力伺服及马达驱动应用
-
MSP430电容触摸技术 - 防水Demo演示
-
PIC单片机控制的遥控防盗报警器电路
-
使用ESP8266从NTP服务器获取时间并在OLED显示器上显示
-
带有短路保护系统的5V直流稳压电源电路图
-
如何构建一个触摸传感器电路
-
如何调制IC555振荡器
-
基于ICL296的大电流开关稳压器电源电路
