下载中心
Altera公司的DE2-35开发板下的一个PS2键盘的源程序代码工程rar
1星 发布者: 论文帝

2013-07-01 | 1积分 | 15MB |  3 次下载

下载 收藏 评论

文档简介
标签: altera公司

altera公司

公司

公司

开发

开发

开发板

开发板

键盘

键盘

这是altera公司的DE2-35开发板下的一个PS2键盘的源程序代码工程,包括PS2驱动等模块有需要的人,可以下载DE2_PS2_Debug\.metadata\.lock

.............\.........\.log

.............\.........\.plugins\com.altera.nj.ui\dialog_settings.xml

.............\.........\........\org.eclipse.cdt.core\.log

.............\.........\........\....................\hello_world_0.1292390451203.pdom

.............\.........\........\....................\hello_world_0_syslib.1292390450609.pdom

.............\.........\........\................make.core\.log

.............\.........\........\.........................\specs.c

.............\.........\........\.........................\specs.cpp

.............\.........\........\.....................ui\dialog_settings.xml

.............\.........\........\................ui\dialog_settings.xml

.............\.........\........\.............ore.resources\.history\1b\20f5a9140b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\.e\21f5a9140b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\80\40f0a2140b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\.b\305309150b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\.e\30c40b150b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\c9\31c40b150b08001011548c34d2dd8fdb

.............\.........\........\..........................\........\de\c07e74e30b08001011548c34d2dd8fdb

.............\.........\........\..........................\.root\.indexes\history.version

.............\.........\........\..........................\.....\........\properties.index

.............\.........\........\..........................\.....\........\properties.version

.............\.........\........\..........................\.....\1.tree

.............\.........\........\..........................\.safetable\org.eclipse.core.resources

.............\.........\........\..................untime\.settings\org.eclipse.cdt.debug.core.prefs

.............\.........\........\........................\.........\org.eclipse.cdt.ui.prefs

.............\.........\........\........................\.........\org.eclipse.core.resources.prefs

.............\.........\........\........................\.........\org.eclipse.ui.editors.prefs

.............\.........\........\........................\.........\org.eclipse.ui.ide.prefs

.............\.........\........\........................\.........\org.eclipse.ui.prefs

.............\.........\........\............debug.core\.launches\hello_world_0 Nios II HW configuration.launch

.............\.........\........\..................ui\launchConfigurationHistory.xml

.............\.........\........\............ui.ide\dialog_settings.xml

.............\.........\........\...............workbench\dialog_settings.xml

.............\.........\........\........................\workbench.xml

.............\.........\version.ini

.............\.sopc_builder\filters.xml

.............\.............\install.ptf

.............\.............\install2.ptf

.............\.............\preferences.xml

.............\buttion_pio.vhd

.............\button_pio.vhd

.............\CPU.bsf

.............\CPU.html

.............\CPU.ptf

.............\CPU.ptf.8.0

.............\CPU.ptf.bak

.............\CPU.ptf.pre_generation_ptf

.............\CPU.qip

.............\CPU.sopc

.............\CPU.sopcinfo

.............\CPU.vhd

.............\cpu_0.ocp

.............\cpu_0.sdc

.............\cpu_0.vhd

.............\cpu_0_ic_tag_ram.mif

.............\cpu_0_jtag_debug_module_sysclk.vhd

.............\cpu_0_jtag_debug_module_tck.vhd

.............\cpu_0_jtag_debug_module_wrapper.vhd

.............\cpu_0_mult_cell.vhd

.............\cpu_0_ociram_default_contents.mif

.............\cpu_0_oci_test_bench.vhd

.............\cpu_0_rf_ram_a.mif

.............\cpu_0_rf_ram_b.mif

.............\cpu_0_test_bench.vhd

.............\CPU_generation_script

.............\CPU_inst.vhd

.............\CPU_log.txt

.............\....sim\atail-f.pl

.............\.......\dummy_file

.............\.......\jtag_uart_0_input_mutex.dat

.............\.......\jtag_uart_0_input_stream.dat

.............\.......\jtag_uart_0_output_stream.dat

.............\.......\jtag_uart_input_mutex.dat

.............\.......\jtag_uart_input_stream.dat

.............\.......\jtag_uart_output_stream.dat

.............\db\altsyncram_9tl1.tdf

.............\..\altsyncram_bul1.tdf

.............\..\altsyncram_c572.tdf

.............\..\altsyncram_cub1.tdf

.............\..\altsyncram_d5g1.tdf

.............\..\altsyncram_e502.tdf

.............\..\altsyncram_e672.tdf

.............\..\altsyncram_evb1.tdf

.............\..\altsyncram_f6g1.tdf

.............\..\altsyncram_g602.tdf

.............\..\altsyncram_irf1.tdf

.............\..\altsyncram_jrf1.tdf

.............\..\altsyncram_k1l1.tdf

.............\..\altsyncram_ksf1.tdf

.............\..\altsyncram_lo31.tdf

.............\..\altsyncram_lsf1.tdf

.............\..\altsyncram_oo31.tdf

.............\..\altsyncram_qed1.tdf

.............\..\altsyncram_qp31.tdf

.............\..\a_dpfifo_8t21.tdf

.............\..\a_dpfifo_au21.tdf

.............\..\a_fefifo_7cf.tdf

.............\..\cntr_fjb.tdf

.............\..\cntr_hkb.tdf

.............\..\cntr_tk7.tdf

评论
推荐下载
查看更多
相关视频
  • Verilog RTL编程实践

  • FPGA时序约束

  • 领航者ZYNQ开发板视频

  • Verilog HDL数字集成电路设计原理与应用

  • 正点原子领航者ZYNQ视频第一期FPGA设计篇

  • 赛灵思FPGA开发板图像及其数字处理

推荐帖子
精选电路图
  • 家用电源无载自动断电装置的设计与制作

  • PIC单片机控制的遥控防盗报警器电路

  • 短波AM发射器电路设计图

  • 开关电源的基本组成及工作原理

  • 用NE555制作定时器

  • 基于TDA2003的简单低功耗汽车立体声放大器电路

×