| 诚聘 ASIC Customer Engineer |
LSI上海研发中心高薪诚聘通讯存储领域人才，薪水待遇优厚，部分人员有出国培训机会。(部门内部推荐,成功机会更大) 有意者请将中英文简历发送至：asic_tapeout@hotmail.com ASIC Customer Engineer DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION: The Customer Design Engineer is a challenging and cutting-edge position working with LSI internal methodology and foundation IP development teams to support complex ASIC designs for either external tier one customers or internal ASSP programs. As an integral member of the customer design engineering team, the ASIC Customer Engineer has responsibility for a wide range of tasks, including chip floor planning, place and route, timing analysis, signal integrity, test, and design verification. Responsible for support and completion of designs from customer provided RTL or Gate level netlist using the latest LSI technologies. Design completion tasks include - Presales Support (die size support, memory generation, address customer questions and concerns.) - RTL Analysis & Synthesis - Physical Design Implementation (bonding, floor planning, power structure insertion, place and route, timing closure) using Synopsys Astro or ICC tools - Test insertion using Mentor, LogicVision, or Virage tools - Formal Verification (Verplex or Formality) - Static Timing Analysis (Primetime and Primetime SI) - Cross talk analysis - Power verification - DRC & LVS Overtime, all ASIC customer engineers within the design center are expected to develop the skills to be able to do most of the tasks described above in this role. Candidates having strong skill sets one or more of the following areas should apply: RTL Analysis/Synthesis/STA: The ideal candidate should have strong skills for the front-end of design implementation which includes RTL Analysis, Synthesis Strategies, and STA setup for complex ASIC environments. This would include strategies for power management. or Physical Design Implementation: The ideal candidate should be strong in either the Physical Design which includes floor planning, design closure, & STA. Having strong DRC & LVS skills are a plus. Strong Synopsys Astro/ICC experience a plus. Having strong Mentor Calibre skills a plus. or Confidential DFT: The ideal candidate should be strong in all DFT (Design for Test) for all aspects. This would include scan/TDF, TestKompress, MEMBIST/BISR, JTAG and etc… Having strong STA skills is a plus for timing for all aspects of test. Responsible for support / debug of customer designs after delivery of prototypes Strong communications skills are important to this position. This is a position for developing and honing verbal and written communication skills, and for interfacing to many different people and engineering teams within LSI. Position requires weekly interface with LSI customers. A successful candidate will have strong debug skills, good scripting skills, and hands on experience with physical design and test tools. Previous experience in taping out an ASIC or ASSP is ideal for this position. PREFERRED EXPERIENCE: 5+ years experience in ASIC design and implementation. Familiar with Verilog RTL coding, Verilog Simulators (NC or VCS) , Synopsys Design Compiler, Synopsys ICC Physical design tools, PrimeTime for Static Timing Analysis, Mentor FastScan, LogicVision, Verplex (or Formality), and scripting. The ideal candidate should have completed at least one successful ASIC or ASSP tapeout. Successful tape out using Synopsys Astro or ICC considered a strong plus. Experience in working with customers desired. Experience in working with and debugging prototypes considered a strong plus. Knowledge and hands on use of test insertion / vector generation / verification a plus. Some experience with Signal integrity a bonus. Must possess excellent communication skills; be able to effectively communicate with other members of the design team, supporting organizations, and management. Education/Certifications BS/MS Electrical, Computer Engineering or Equivalent. |
京公网安备 11010802033920号
