74ALVT16821
20-bit bus interface D-type flip-flop; positive-edge trigger;
3-state
Rev. 03 — 13 June 2005
Product data sheet
1. General description
The 74ALVT16821 high-performance Bipolar Complementary Metal Oxide
Semiconductor (BiCMOS) device combines low static and dynamic power dissipation with
high speed and high output drive. It is designed for V
CC
operation at 2.5 V or 3.3 V with
I/O compatibility to 5 V.
The 74ALVT16821 has two 10-bit, edge triggered registers, with each register coupled to
a 3-state output buffer. The two sections of each register are controlled independently by
the clock (nCP) and output enable (nOE) control gates.
Each register is fully edge triggered. The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the corresponding flip-flops Q output.
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS
memories, or MOS microprocessors.
The active low output enable (nOE) controls all ten 3-state buffers independent of the
register operation. When nOE is LOW, the data in the register appears at the outputs.
When nOE is HIGH, the outputs are in high-impedance OFF-state, which means they will
neither drive nor load the bus.
2. Features
s
s
s
s
s
s
s
s
s
s
20-bit positive-edge triggered register
5 V I/O compatible
Multiple V
CC
and GND pins minimize switching noise
Bus hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
Live insertion and extraction permitted
Power-up reset
Power-up 3-state
Output capability: +64 mA and
−32
mA
Latch-up protection:
x
JESD78: exceeds 500 mA
ESD protection:
x
MIL STD 883, method 3015: exceeds 2000 V
x
Machine model: exceeds 200 V
Philips Semiconductors
74ALVT16821
20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
°
C.
Symbol
V
CC
= 2.5 V
t
PLH
t
PHL
C
i
C
o
I
CC
V
CC
= 3.3 V
t
PLH
t
PHL
C
i
C
o
I
CC
propagation delay nCP to nQx
propagation delay nCP to nQx
input capacitance
output capacitance
supply current
C
L
= 50 pF
C
L
= 50 pF
V
I
= 0 V or V
CC
V
O
= 0 V or V
CC
outputs disabled
-
-
-
1.7
1.8
3
9
70
-
-
-
-
-
ns
ns
pF
pF
µA
propagation delay nCP to nQx
propagation delay nCP to nQx
input capacitance
output capacitance
supply current
C
L
= 50 pF
C
L
= 50 pF
V
I
= 0 V or V
CC
V
O
= 0 V or V
CC
outputs disabled
-
-
-
2.6
2.7
3
9
40
-
-
-
-
-
ns
ns
pF
pF
µA
Parameter
Conditions
Min
Typ
Max
Unit
4. Ordering information
Table 2:
Ordering information
Package
Temperature range
74ALVT16821DL
74ALVT16821DGG
−40 °C
to +85
°C
−40 °C
to +85
°C
Name
SSOP56
TSSOP56
Description
plastic shrink small outline package; 56 leads;
body width 7.5 mm
plastic thin shrink small outline package;
56 leads; body width 6.1 mm
Version
SOT371-1
SOT364-1
Type number
9397 750 15123
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 03 — 13 June 2005
2 of 18
Philips Semiconductors
74ALVT16821
20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
5. Functional diagram
1
56
1OE
1CP
EN2
C1
EN4
C3
1D
2
2
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
27
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
1Q8
1Q9
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
2Q8
2Q9
28
2OE
29
2CP
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
1D8
1D9
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
2D8
2D9
55
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
30
55
54
52
51
49
48
47
45
44
43
1D0 1D1 1D2 1D3 1D4 1D5 1D6 1D7 1D8 1D9
56
1
1CP
1OE
1Q0 1Q1 1Q2 1Q3 1Q4 1Q5 1Q6 1Q7 1Q8 1Q9
2
42
3
41
5
40
6
38
8
37
9
36
10
34
12
33
13
31
14
30
3D
4
2D0 2D1 2D2 2D3 2D4 2D5 2D6 2D7 2D8 2D9
29
28
2CP
2OE
2Q0 2Q1 2Q2 2Q3 2Q4 2Q5 2Q6 2Q7 2Q8 2Q9
15
16
17
19
20
21
23
24
26
27
001aad153
001aad155
Fig 1. Logic symbol
Fig 2. IEC logic symbol
nD0
D
nD1
D
nD2
D
nD3
D
nD4
D
nD5
D
nD6
D
nD7
D
nD8
D
nD9
D
CP Q
nCP
CP Q
CP Q
CP Q
CP Q
CP Q
CP Q
CP Q
CP Q
CP Q
nOE
nQ0
nQ1
nQ2
nQ3
nQ4
nQ5
nQ6
nQ7
nQ8
nQ9
001aad156
Fig 3. Logic diagram
9397 750 15123
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 03 — 13 June 2005
3 of 18
Philips Semiconductors
74ALVT16821
20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
6. Pinning information
6.1 Pinning
1OE
1Q0
1Q1
GND
1Q2
1Q3
V
CC
1Q4
1Q5
1
2
3
4
5
6
7
8
9
56 1CP
55 1D0
54 1D1
53 GND
52 1D2
51 1D3
50 V
CC
49 1D4
48 1D5
47 1D6
46 GND
45 1D7
44 1D8
43 1D9
42 2D0
41 2D1
40 2D2
39 GND
38 2D3
37 2D4
36 2D5
35 V
CC
34 2D6
33 2D7
32 GND
31 2D8
30 2D9
29 2CP
001aad154
1Q6 10
GND 11
1Q7 12
1Q8 13
1Q9 14
2Q0 15
2Q1 16
2Q2 17
GND 18
2Q3 19
2Q4 20
2Q5 21
V
CC
22
2Q6 23
2Q7 24
GND 25
2Q8 26
2Q9 27
2OE 28
16821
Fig 4. Pin configuration
6.2 Pin description
Table 3:
Symbol
1OE
1Q0
1Q1
GND
1Q2
1Q3
V
CC
1Q4
9397 750 15123
Pin description
Pin
1
2
3
4
5
6
7
8
Description
1 output enable input (active LOW)
1 data output 0
1 data output 1
ground (0 V)
1 data output 2
1 data output 3
supply voltage
1 data output 4
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 03 — 13 June 2005
4 of 18
Philips Semiconductors
74ALVT16821
20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
Pin description
…continued
Pin
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
Description
1 data output 5
1 data output 6
ground (0 V)
1 data output 7
1 data output 8
1 data output 9
2 data output 0
2 data output 1
2 data output 2
ground (0 V)
2 data output 3
2 data output 4
2 data output 5
supply voltage
2 data output 6
2 data output 7
ground (0 V)
2 data output 8
2 data output 9
2 output enable input (active LOW)
2 clock pulse input (active rising edge)
2 data input 9
2 data input 8
ground (0 V)
2 data input 7
2 data input 6
supply voltage
2 data input 5
2 data input 4
2 data input 3
ground (0 V)
2 data input 2
2 data input 1
2 data input 0
1 data input 9
1 data input 8
1 data input 7
ground (0 V)
1 data input 6
1 data input 5
1 data input 4
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Table 3:
Symbol
1Q5
1Q6
GND
1Q7
1Q8
1Q9
2Q0
2Q1
2Q2
GND
2Q3
2Q4
2Q5
V
CC
2Q6
2Q7
GND
2Q8
2Q9
2OE
2CP
2D9
2D8
GND
2D7
2D6
V
CC
2D5
2D4
2D3
GND
2D2
2D1
2D0
1D9
1D8
1D7
GND
1D6
1D5
1D4
9397 750 15123
Product data sheet
Rev. 03 — 13 June 2005
5 of 18
