Data Sheet
FEATURES
1.65 GHz differential clock inputs/outputs
10-bit programmable dividers, 1 to 1024, all integers
Up to 4 differential outputs or 8 CMOS outputs
Pin strapping capability for hardwired programming at
power-up
<115 fs rms broadband random jitter (see Figure 25)
Additive output jitter: 41 fs rms typical (12 kHz to 20 MHz)
Excellent output-to-output isolation
Automatic synchronization of all outputs
Single 2.5 V/3.3 V power supply
Internal LDO (low drop-out) voltage regulator for enhanced
power supply immunity
Phase offset select for output-to-output coarse delay adjust
3 programmable output logic levels, LVDS, HSTL, and CMOS
Serial control port (SPI/I
2
C) or pin-programmable mode
Space-saving 24-lead LFCSP
1.65 GHz Clock Fanout Buffer with
Output Dividers and Delay Adjust
AD9508
FUNCTIONAL BLOCK DIAGRAM
AD9508
CLK
CLK
DIV/Φ
DIV/Φ
DIV/Φ
CONTROL
INTERFACE
SPI/I
2
C/PINS
DIV/Φ
OUT0
OUT0
OUT1
OUT1
OUT2
OUT2
OUT3
OUT3
SCLK/SCL/S0
SDIO/SDA/S1
SDO/S3
CS/S2
PIN CONTROL
RESET
SYNC
Figure 1.
APPLICATIONS
Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure
GENERAL DESCRIPTION
The
AD9508
provides clock fanout capability in a design that
emphasizes low jitter to maximize system performance. This
device benefits applications like clocking data converters with
demanding phase noise and low jitter requirements.
There are four independent differential clock outputs, each with
various types of logic levels available. Available logic types
include LVDS (1.65 GHz), HSTL (1.65 GHz), and 1.8 V CMOS
(250 MHz). In 1.8 V CMOS output mode, the differential output
becomes two CMOS single-ended signals. The CMOS outputs
are 1.8 V logic levels, regardless of the operating supply voltage.
Each output has a programmable divider that can be bypassed
or be set to divide by any integer up to 1024. In addition, the
AD9508
supports a coarse output phase adjustment between
the outputs.
The device can also be pin programmed for various fixed
configurations at power-up without the need for SPI or I
2
C
programming.
The
AD9508
is available in a 24-lead LFCSP and operates from
a either a single 2.5 V or 3.3 V supply. The temperature range is
−40°C to +85°C.
Rev. G
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2013–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
11161-001
AD9508
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Electrical Characteristics ............................................................. 4
Power Supply Current and Temperature Conditions .............. 4
Clock Inputs and Output DC Specifications ............................ 5
Output Driver Timing Characteristics ...................................... 6
Logic Inputs ................................................................................... 7
Serial Port Specifications—SPI Mode ........................................ 7
Serial Port Specifications—I
2
C Mode ........................................ 8
External Resistor Values For Pin Strapping Mode ................... 9
Clock Output Additive Phase Noise .......................................... 9
Clock Output Additive Time Jitter ........................................... 10
Absolute Maximum Ratings .......................................................... 11
Thermal Characteristics ............................................................ 11
ESD Caution ................................................................................ 11
Pin Configuration and Function Descriptions ........................... 12
Typical Performance Characteristics ........................................... 14
Test Circuits ..................................................................................... 20
Input/Output Termination Recommendations ...................... 20
Terminology .................................................................................... 21
Theory of Operation ...................................................................... 22
Detailed Block Diagram ............................................................ 22
Programming Mode Selection .................................................. 22
Data Sheet
Clock Input.................................................................................. 23
Clock Outputs ............................................................................. 24
Clock Dividers ............................................................................ 24
Phase Delay Control .................................................................. 24
Reset Modes ................................................................................ 25
Power-Down Mode .................................................................... 25
Output Clock Synchronization ................................................. 25
Power Supply............................................................................... 25
Thermally Enhanced Package Mounting Guidelines ............ 25
Pin Strapping to Program on Power-Up ..................................... 26
Serial Control Port ......................................................................... 27
SPI/I
2
C Port Selection ................................................................ 27
SPI Serial Port Operation .......................................................... 27
I
2
C Serial Port Operation .......................................................... 30
Register Map ................................................................................... 33
Register Map Bit Descriptions ...................................................... 34
Serial Port Configuration (Register 0x00) .............................. 34
Silicon Revision (Register 0x0A to Register 0x0D) ............... 34
Chip Level Functions (Register 0x12 to Register 0x14) ........ 34
OUT0 Functions (Register 0x15 to Register 0x1A) ............... 35
OUT1 Functions (Register 0x1B to Register 0x20) ............... 36
OUT2 Functions (Register 0x21 to Register 0x26) ................ 37
OUT3 Functions (Register 0x27 to Register 0x2C) ............... 38
Packaging and Ordering Information ......................................... 40
Outline Dimensions ................................................................... 40
Ordering Guide .......................................................................... 40
Rev. G | Page 2 of 40
Data Sheet
REVISION HISTORY
6/2017—Rev. F to Rev. G
Updated Outline Dimensions ........................................................40
Changes to Ordering Guide ...........................................................40
4/2015—Rev. E to Rev. F
Changes to Clock Outputs Section ...............................................24
Changes to Table 28 ........................................................................35
Changes to Table 30 ........................................................................36
Changes to Table 32 ........................................................................38
Changes to Table 34 ........................................................................39
11/2014—Rev. D to Rev. E
Changes to Figure 1 .......................................................................... 1
Moved Revision History Section ..................................................... 3
Changes to Table 12 ........................................................................12
Changes to Clock Outputs Section, Clock Dividers Section, and
Phase Delay Control Section .........................................................24
Changed Individual Clock Channel Power-Down Section to
Individual Clock Divider Power-Down Section .........................25
Changes to Individual Clock Divider Power-Down Section and
Output Clock Synchronization Section........................................25
Changes to Pin Strapping to Program on Power-up Section and
Table 15 .............................................................................................26
Changes to Table 27 and Table 28 .................................................35
Changes to Table 29 and Table 30 .................................................36
Changes to Table 31 and Table 32 .................................................37
Changes to Table 33 ........................................................................38
Changes to Table 34 ........................................................................39
9/2014—Rev. C to Rev. D
Changes to Table 1 ............................................................................ 3
Changes to Table 2 ............................................................................ 4
Changes to Figure 37 Caption; Added Figure 38; Renumbered
Sequentially ......................................................................................19
Changes to Clock Input Section and Table 14.............................23
AD9508
2/2014—Rev. B to Rev. C
Changes to Table 14 ........................................................................ 22
10/2013—Rev. A to Rev. B
Change to Figure 5 Caption ........................................................... 13
Change to Figure 13 Caption......................................................... 14
Change to Figure 19 Caption......................................................... 15
Change to Individual Clock Channel Power-Down Section .... 23
Change to Write Section ................................................................ 27
Changes to Table 27 ........................................................................ 34
Changes to Table 29 ........................................................................ 35
Changes to Table 31 ........................................................................ 36
Changes to Table 33 ........................................................................ 37
4/2013—Rev. 0 to Rev. A
Changes to Table 9 ............................................................................ 9
Changes to Figure 10 ...................................................................... 14
Changes to Figure 15 ...................................................................... 15
Changes to Figure 24 and Figure 26 ............................................. 16
Changes to Figure 27, Figure 29 to Figure 32.............................. 17
Changes to Figure 33 ...................................................................... 18
1/2013—Revision 0: Initial Version
Rev. G | Page 3 of 40
AD9508
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Data Sheet
Typical values are given for V
S
= 3.3 V and 2.5 V and T
A
= 25°C; minimum and maximum values are given over the full V
DD
= 3.3 V + 5% down
to 2.5 V − 5% and T
A
= −40°C to +85°C variation; and input slew rate > 1 V/ns, unless otherwise noted.
POWER SUPPLY CURRENT AND TEMPERATURE CONDITIONS
Table 1.
Parameter
SUPPLY VOLTAGE
Min
2.375
Typ
2.5
Max
3.465
Unit
V
Test Conditions/Comments
Use supply voltage setting (2.5 V or 3.3 V) and
appropriate current consumption configuration
(see Current Consumption parameters in Table 1)
to calculate total power dissipation
Input clock: 1500 MHz in differential mode, all
LVDS output drivers at 1500 MHz
Input clock: 800 MHz in differential mode, all
LVDS output drivers at 200 MHz
Input clock: 1500 MHz in differential mode, all
HSTL output drivers at 1500 MHz
Input clock: 491.52 MHz in differential mode, all
output drivers at 491.52 MHz
Input clock: 122.88 MHz in differential mode, all
output drivers at 122.88 MHz
Input clock: 1500 MHz in differential mode, all
CMOS output drivers at 250 MHz, 10 pF load
Input clock: 800 MHz in differential mode, all
CMOS outputs drivers at 200 MHz, 10 pF load
Input clock: 100 MHz in differential mode, all
CMOS outputs drivers at 100 MHz, 10 pF load
CURRENT CONSUMPTION
LVDS Configuration
165
122
182
134
213
144
101
185
134
94
10
+85
115
mA
mA
mA
mA
mA
mA
mA
mA
mA
°C
°C
HSTL Configuration
194
131
92
CMOS Configuration
141
122
85
Full Power-Down
TEMPERATURE
Ambient Temperature Range, T
A
Junction Temperature, T
J
6
−40
+25
Junction temperatures above 115°C can
degrade performance but no damage should
occur, unless the absolute temperature is
exceeded
Rev. G | Page 4 of 40
Data Sheet
CLOCK INPUTS AND OUTPUT DC SPECIFICATIONS
Table 2.
Parameter
CLOCK INPUTS
Differential Mode
Input Frequency
Input Sensitivity
Input Common-Mode Voltage
Input Voltage Offset
DC-Coupled Input Common-
Mode Range
Pulse Width
Low
High
Input Resistance (Single-Ended)
Input Capacitance
Input Bias Current (Each Pin)
CMOS CLOCK MODE (SINGLE-ENDED)
Input Frequency
Input Voltage
High
Low
Input Current
High
Low
Input Capacitance
LVDS CLOCK OUTPUTS
Output Frequency
Output Voltage Differential
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
AD9508
0
360
V
ICM
0.95
1.05
30
V
CMR
0.58
1650
2200
1.15
MHz
mV p-p
V
mV
V
Differential input
As measured with a differential probe; jitter
performance improves with higher slew
rates (greater voltage swing)
Input pins are internally self biased, which
enables ac coupling
This is the allowable common-mode
voltage range when dc-coupled
1.67
303
303
5.0
C
IN
100
7
2
9
400
ps
ps
kΩ
pF
µA
Full input swing
2.5 V or 3.3 V CMOS only; for 1.8 V CMOS,
use (ac-coupled) differential input mode
250
V
IH
V
IL
I
INH
I
INL
C
IN
VDD/2 + 0.15
VDD/2 − 0.15
1
MHz
V
V
µA
µA
pF
Termination = 100 Ω differential (OUTx, OUTx)
−
142
2
1650
454
V
OD
247
375
MHz
mV
Delta V
OD
Offset Voltage
Delta V
OS
Short-Circuit Current
LVDS Duty Cycle
ΔV
OD
V
OS
ΔV
OS
I
S
A, I
S
B
45
39
50.1
1.125
1.18
50
1.375
50
24
55
61
mV
V
mV
mA
%
%
%
13.6
HSTL CLOCK OUTPUTS
Output Frequency
Differential Output Voltage
Common-Mode Output Voltage
HSTL Duty Cycle
1650
978
971
55
60
MHz
mV
mV
%
%
%
V
OH
− V
OL
measurement across a differential
pair at the default amplitude setting with
output driver not toggling; see Figure 6 for
variation over frequency
This is the absolute value of the difference
between V
OD
when the normal output is high
vs. when the complementary output is high
(V
OH
+ V
OL
)/2 across a differential pair
This is the absolute value of the difference
between V
OS
when the normal output is high
vs. when the complementary output is high
Each pin (output shorted to GND)
Up to 750 MHz input
750 MHz to1500 MHz input
1650 MHz input
100 Ω across differential pair; default
amplitude setting
V
OH
− V
OL
with output driver static
(V
OH
+ V
OL
)/2 with output driver static
Up to 750 MHz input
750 MHz to 1500 MHz input
1650 MHz input
V
O
V
OCM
859
905
45
40
925
940
50.9
Rev. G | Page 5 of 40
