Data Sheet
FEATURES
Wideband RF output frequency range: 5.9 GHz to 23.6 GHz
Two upconversion modes
Direct conversion from baseband I/Q to RF
Single sideband upconversion from real IF
LO input frequency range: 5.4 GHz to 14 GHz
LO doubler for up to 28 GHz
Matched 100 Ω balanced RF output, LO input, and IF input
High impedance baseband inputs
Sideband suppression and carrier feedthrough optimization
Variable attenuator and power detector for Tx power control
Programmable via 4-wire SPI interface
32-lead, 5 mm × 5 mm LFCSP microwave packaging
5.9 GHz to 23.6 GHz,
Wideband, Microwave Upconverter
ADRF6780
GENERAL DESCRIPTION
The
ADRF6780
is a silicon germanium (SiGe) design, wideband,
microwave upconverter optimized for point to point microwave
radio designs operating in the 5.9 GHz to 23.6 GHz frequency
range.
The upconverter offers two modes of frequency translation. The
device is capable of direct conversion to radio frequency (RF)
from baseband I/Q input signals, as well as single sideband (SSB)
upconversion from a real intermediate frequency (IF) input
carrier frequency. The baseband inputs are high impedance and
are generally terminated off chip with 100 Ω differential back
terminations. The baseband I/Q input path can be disabled and
a modulated real IF signal anywhere from 0.8 GHz to 3.5 GHz can
fed into the IF input path and upconverted to 5.9 GHz to 23.6 GHz
while suppressing the unwanted sideband by typically better than
25 dBc. The serial port interface (SPI) allows tweaking of the
quadrature phase adjustment to allow optimum sideband
suppression. In addition, the SPI interface allows powering down
the output power detector to reduce power consumption when
power monitoring is not necessary.
The
ADRF6780
upconverter comes in a compact, thermally
enhanced, 5 mm × 5 mm LFCSP package. The
ADRF6780
operates over the −40°C to +85°C temperature range.
APPLICATIONS
Point to point microwave radios
Radar, electronic warfare systems
Instrumentation, automatic test equipment (ATE)
FUNCTIONAL BLOCK DIAGRAM
ALM
32
VPLO
31
LOIP
30
AGND
29
LOIN
28
VPLO
27
SEN
26
SDTO
25
ADC
VDET
1
SPI
LOG
DET
×1
×2
BIAS
CONTROL
24
SCLK
VPDT
2
23
SDIN
VPRF
3
22
VP18
AGND
4
21
VPBI
RFOP
5
VVA
AGND
6
QUAD
SPLITTER
BUFFER
20
IFIP
19
AGND
RFON
7
18
IFIN
AGND
8
ADRF6780
9
10
11
12
13
14
15
16
17
RST
14106-001
VPRF
VATT
BBQN BBQP
BBIP
BBIN
VPBB
PWDN
Figure 1.
Rev. C
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2016–2018 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
ADRF6780
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution .................................................................................. 6
Pin Configuration and Function Descriptions ............................. 7
Typical Performance Characteristics ............................................. 9
I/Q Mode ....................................................................................... 9
IF Mode........................................................................................ 14
Output Detector Performance .................................................. 19
Return Loss.................................................................................. 20
Theory of Operation ...................................................................... 21
Baseband ...................................................................................... 21
Single Sideband (SSB) Upconversion ...................................... 21
LO Input Path.............................................................................. 21
Serial Port Interface (SPI) .......................................................... 21
Applications Information .............................................................. 23
Data Sheet
Carrier Feedthrough Nulling .................................................... 23
Sideband Suppression Optimization ....................................... 23
Linearity ....................................................................................... 23
ADC ............................................................................................. 23
Wide Frequency Performance .................................................. 24
Layout .......................................................................................... 24
LO Input Driven Differential vs. Single Ended .......................... 25
Register Summary .......................................................................... 27
Register Details: Wideband Upconverter .................................... 28
Control Register ......................................................................... 28
ALARM_READBACK Register ............................................... 28
ALARM_MASK Register .......................................................... 29
Enable Register ........................................................................... 29
Linearize Register ....................................................................... 30
LO_PATH Register..................................................................... 30
ADC_CONTROL Register ....................................................... 31
ADC_OUTPUT Register .......................................................... 31
Basic Connections for Operation ................................................. 32
Outline Dimensions ....................................................................... 35
Ordering Guide .......................................................................... 35
REVISION HISTORY
7/2018—Rev. B to Rev. C
Changed 32.95 to 9.18 in θ
JA
Column, Table 3 ............................. 6
Changes to Ordering Guide .......................................................... 35
10/2017—Rev. A to Rev. B
Changes to Maximum Junction Temperature Parameter, Table 2 ... 6
Change to Table 4 ......................................................................................... 7
Changes to Figure 31 Caption ................................................................. 13
Changes to Ordering Guide..................................................................... 35
5/2016—Rev. 0 to Rev. A
Change to Table 4 ............................................................................. 7
Changes to Figure 40 ...................................................................... 15
Changes to Figure 47 ...................................................................... 16
Changes to Figure 58 ...................................................................... 18
Change to Figure 84 ....................................................................... 33
Changes to Table 16 ........................................................................ 34
3/2016—Revision 0: Initial Version
Rev. C | Page 2 of 35
Data Sheet
SPECIFICATIONS
ADRF6780
VPBB = VPBI = VPLO = 3.3 V, VP18 = 1.8 V, VPDT = VPRF = 5 V, T
A
= 25°C, LO = 0 dBm differential drive; baseband I/Q amplitude =
−15 dBm differential sine waves in quadrature with a 500 mV dc bias, baseband input termination with 100 Ω externally, IF amplitude =
−12 dBm differential sine waves, unless otherwise noted.
Table 1.
Parameter
RF OUTPUT FREQUENCY RANGE
LOCAL OSCILLATOR (LO) INPUT
FREQUENCY RANGE
LO AMPLITUDE RANGE
IF INPUT FREQUENCY RANGE
BASEBAND (BB) I/Q INPUT FREQUENCY
RANGE
I/Q MODULATOR PERFORMANCE
Modulator Voltage Gain
Output Noise Density
Test Conditions/Comments
Min
5.9
5.4
−6
0.8
DC
Typ
Max
23.6
14
+6
3.5
750
Unit
GHz
GHz
dBm
GHz
MHz
0
Output Third-Order Intercept (OIP3)
5.9 GHz to 10 GHz
10 GHz to 14 GHz
14 GHz to 20 GHz
20 GHz to 23.6 GHz
Fifth-Order Intermodulation Distortion
(IMD5)
Output Second-Order Intercept (OIP2)
5.9 GHz to 10 GHz
10 GHz to 14 GHz
14 GHz to 20 GHz
20 GHz to 23.6 GHz
Output 1 dB Compression Point (P1dB)
5.9 GHz to 10 GHz
10 GHz to 14 GHz
14 GHz to 20 GHz
20 GHz to 23.6 GHz
LO Feedthrough
Sideband Suppression
Maximum gain at maximum gain setting
Minimum gain at minimum gain setting
Output carrier > −5 dBm
Output carrier > −14 dBm
Output carrier > −22.5 dBm
f
1
BB = 10 MHz, f
2
BB = 12 MHz, baseband I/Q amplitude
per tone = −15 dBm sine waves in quadrature with a
500 mV dc bias, 10 dB gain setting
10
13
−12
−147
−145
−136
dB
dB
dBc/Hz
dBc/Hz
dBc/Hz
f
1
BB = 10 MHz, f
2
BB = 12 MHz, baseband I/Q amplitude
per tone = −15 dBm sine waves in quadrature with a
500 mV dc bias, 10 dB gain setting
f
1
BB = 10 MHz, f
2
BB = 12 MHz, baseband I/Q amplitude
per tone = −15 dBm sine waves in quadrature with a
500 mV dc bias, 10 dB gain setting
24
25
27
27
65
dBm
dBm
dBm
dBm
dBm
65
65
66
50
At 10 dB gain setting
At maximum gain setting
At 10 dB gain setting
At maximum gain setting
At 10 dB gain setting
At maximum gain setting
At 10 dB gain setting
At maximum gain setting
At 10 dB gain setting (can be improved baseband dc
offset adjustment)
At 10 dB gain setting
10.5
11
11
12
10
12
10
11
−25
25
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBc
Rev. C | Page 3 of 35
ADRF6780
Parameter
IF UPCONVERTER PERFORMANCE
Upconversion Voltage Gain
Output Noise Density
Test Conditions/Comments
Maximum gain at maximum gain setting
Minimum gain at minimum gain setting
Output carrier > −5 dBm
Output carrier > −14 dBm
Output carrier > −22.5 dBm
f
1
IF = 1810 MHz, f
2
IF = 1812 MHz, amplitude per tone
= −15 dBm sine waves in quadrature with ac bias,
7 dB gain setting
Min
7
Typ
11
−14
−147
−145
−136
23.5
27
24
22.5
22.5
80
Data Sheet
Max
Unit
dB
dB
dBc/Hz
dBc/Hz
dBc/Hz
OIP3
5.9 GHz to 10 GHz
10 GHz to 14 GHz
14 GHz to 20 GHz
20 GHz to 23.6 GHz
IMD5
Output P1dB
5.9 GHz to 10 GHz
10 GHz to 14 GHz
14 GHz to 20 GHz
20 GHz to 23.6 GHz
LO Feedthrough
Sideband Suppression
Tx POWER DETECTOR PERFORMANCE
Output Level
Maximum
Minimum
±1 dB Dynamic Range
Output Voltage
Maximum
Minimum
Log Slope
Time
Rise
Fall
Response
RETURN LOSS
RF Output
LO Input
IF Input
Baseband I/Q Input Impedance
LOGIC INPUTS
Input High Voltage Range, V
INH
Input Low Voltage Range, V
INL
Input Current, I
INH
/I
INL
Input Capacitance, C
IN
f
1
IF = 1810 MHz, f
2
IF = 1812 MHz, amplitude per tone
= −15 dBm sine waves in quadrature with ac bias,
7 dB gain setting
At 7 dB gain setting
At maximum gain setting
At 7 dB gain setting
At maximum gain setting
At 7 dB gain setting
At maximum gain setting
At 7 dB gain setting
At maximum gain setting
At 7 dB gain setting (can be improved by baseband dc
offset adjustment)
At 7 dB gain setting
dBm
dBm
dBm
dBm
dBm
10.5
11.5
10
12
9.5
12
9.5
11.5
−35
25
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBc
2
−30
34
1
0.2
25
P
IN
= off to −10 dBm, 10% to 90%,
C7 = 10 pF (see Figure 83)
P
IN
= −10 dBm to off, 10% to 90%,
C7 = 10 pF (see Figure 83)
C7 = 10 pF (see Figure 83)
100 Ω differential
100 Ω differential
100 Ω differential
134
190
30
12
12
17
1
VP18 − 0.4
0
100
3
1.8
0.4
dBm
dBm
dB
V
V
mV/dB
ns
ns
ns
dB
dB
dB
MΩ
V
V
µA
pF
Rev. C | Page 4 of 35
Data Sheet
Parameter
LOGIC OUTPUTS
Output High Voltage Range, V
OH
Output Low Voltage Range, V
OL
Output High Current, I
OH
POWER INTERFACE
VPBB, VPLO, VPBI
VPBB, VPLO, VPBI Supply Current
Test Conditions/Comments
Min
VP18 − 0.4
0
Typ
ADRF6780
Max
1.8
0.4
500
3.3
340
390
490
540
1.8
1
5
180
160
2.58
35
3.45
Unit
V
V
µA
V
mA
mA
mA
mA
V
mA
V
mA
mA
W
mW
3.15
×1 LO path enabled, IF path disabled
×2 LO path enabled, IF path disabled
×1 LO path enabled, IF path enabled
×2 LO path enabled, IF path enabled
1.7
4.75
×1/×2 LO path enabled, IF path disabled
×1/×2 LO path enabled, IF path enabled
×2 LO path enabled, IF path enabled
Power down
VP18
VP18 Supply Current
VPDT, VPRF
VPDT, VPRF Supply Current
Total Power Consumption
1.9
5.25
50
Rev. C | Page 5 of 35
