首页 > 器件类别 > 嵌入式处理器和控制器 > 微控制器和处理器

BX80526C866256E

Microprocessor, 32-Bit, 866MHz, CMOS, PPGA370, FCPGA2-370

器件类别:嵌入式处理器和控制器    微控制器和处理器   

厂商名称:Intel(英特尔)

厂商官网:http://www.intel.com/

下载文档
器件参数
参数名称
属性值
厂商名称
Intel(英特尔)
零件包装代码
PGA
包装说明
PGA, SPGA370,37X37
针数
370
Reach Compliance Code
compliant
ECCN代码
3A001.A.3
地址总线宽度
36
位大小
32
边界扫描
YES
最大时钟频率
866 MHz
外部数据总线宽度
64
格式
FLOATING POINT
集成缓存
YES
JESD-30 代码
S-PPGA-P370
长度
49.53 mm
低功率模式
YES
端子数量
370
封装主体材料
PLASTIC/EPOXY
封装代码
PGA
封装等效代码
SPGA370,37X37
封装形状
SQUARE
封装形式
GRID ARRAY
电源
1.5,2,3.3 V
认证状态
Not Qualified
座面最大高度
2.089 mm
速度
866 MHz
最大压摆率
250 mA
最小供电电压
1.65 V
表面贴装
NO
技术
CMOS
端子形式
PIN/PEG
端子节距
2.54 mm
端子位置
PERPENDICULAR
宽度
49.53 mm
uPs/uCs/外围集成电路类型
MICROPROCESSOR
Base Number Matches
1
文档预览
Pentium
®
III Processor for the PGA370
Socket at 500 MHz to 1.13 GHz
Datasheet
Revision 8
Product Features
s
s
s
s
s
s
s
Available in 1.13 GHz, 1B GHz, 933, 866,
800EB, 733, 667, 600EB, and 533EB MHz
for a 133 MHz system bus
Available in 1.10 GHz, 1 GHz, 900, 850,
800, 750, 700, 650, 600E, 550E, and 500E
MHz for a 100 MHz system bus
System bus frequency at 100 MHz and
133 MHz (“E” denotes support for
Advanced Transfer Cache and Advanced
system buffering; “B” denotes support for a
133 MHz system bus where both bus
frequencies are available for order per each
given core frequency; See Table 1 for a
summary of features for each line item.)
Available in versions that incorporate
256-KB Advanced Transfer Cache (on-die,
full speed Level 2 (L2) cache with Error
Correcting Code (ECC))
Dual Independent Bus (DIB) architecture:
Separate dedicated external System Bus and
dedicated internal high-speed cache bus
Internet Streaming SIMD Extensions for
enhanced video, sound and 3D performance
Binary compatible with applications running
on previous members of the Intel
microprocessor line
s
s
s
s
s
s
s
s
s
s
s
Dynamic execution micro architecture
Intel Processor Serial Number
Power Management capabilities
— System Management mode
— Multiple low-power states
Optimized for 32-bit applications running on
advanced 32-bit operating systems
Flip Chip Pin Grid Array (FC-PGA/FC-PGA2)
packaging technology; FC-PGA/FC-PGA2
processors deliver high performance with
improved handling protection and socketability
Integrated high performance 16-KB instruction
and 16-KB data, nonblocking, level one cache
256-KB Integrated Full Speed level two cache
allows for low latency on read/store operations
Double Quad Word Wide (256 bit) cache data
bus provides extremely high throughput on
read/store operations.
8-way cache associativity provides improved
cache hit rate on reads/store operations.
Error-correcting code for System Bus data
Enables systems which are scaleable for up to
two processors
The Pentium
®
III processor is designed for high-performance desktops and for workstations and
servers. It is binary compatible with previous Intel Architecture processors. The Pentium III processor
provides great performance for applications running on advanced operating systems such as Windows*
98, Windows NT and UNIX*. This is achieved by integrating the best attributes of Intel processors—
the dynamic execution, Dual Independent Bus architecture plus Intel MMX™ technology and Internet
Streaming SIMD Extentions— bringing a new level of performance for systems buyers. The Pentium
III processor is scaleable to two processors in a multiprocessor system and extends the power of the
Pentium
®
II processor with performance headroom for business media, communication and internet
capabilities. Systems based on Pentium III processors also include the latest features to simplify system
management and lower the cost of ownership for large and small business environments. The Pentium
III processor offers great performance for today’s and tomorrow’s applications.
FC-PGA370 Package
June 2001
Document Number
:
245264-08
Information in this document is provided in connection with Intel
®
products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not
intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Pentium
®
III processor may contain design defects or errors known as errata which may cause the product to deviate from published
specifcations. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling
1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
Intel, Pentium II, Pentium III, Pentium Pro, Celeron and Intel387 are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the
United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © Intel Corporation, 2001
Datasheet
Pentium
®
III Processor for the PGA370 Socket at 500 MHz to 1.13 GHz
Contents
1.0
Introduction
.................................................................................................................. 8
1.1
Terminology........................................................................................................... 9
1.1.1 Package and Processor Terminology ...................................................... 9
1.1.2 Processor Naming Convention...............................................................10
Related Documents.............................................................................................11
Processor System Bus and V
REF
........................................................................13
Clock Control and Low Power States..................................................................14
2.2.1 Normal State—State 1 ...........................................................................15
2.2.2 AutoHALT Powerdown State—State 2...................................................15
2.2.3 Stop-Grant State—State 3 .....................................................................16
2.2.4 HALT/Grant Snoop State—State 4 ........................................................16
2.2.5 Sleep State—State 5..............................................................................16
2.2.6 Deep Sleep State—State 6 ....................................................................17
2.2.7 Clock Control..........................................................................................17
Power and Ground Pins ......................................................................................17
2.3.1 Phase Lock Loop (PLL) Power...............................................................18
Decoupling Guidelines .......................................................................................19
2.4.1 Processor VCC
CORE
and AGTL+ (AGTL) Decoupling ...........................19
Processor System Bus Clock and Processor Clocking .......................................19
2.5.1 Mixing Processors of Different Frequencies...........................................20
Voltage Identification ...........................................................................................20
Processor System Bus Unused Pins...................................................................22
Processor System Bus Signal Groups ................................................................22
2.8.1 Asynchronous vs. Synchronous for System Bus Signals .......................24
2.8.2 System Bus Frequency Select Signals (BSEL[1:0]) ...............................25
Maximum Ratings................................................................................................26
Processor DC Specifications...............................................................................27
2.10.1 ICC Slew Rate Specifications.................................................................33
AGTL / AGTL+ System Bus Specifications .........................................................36
System Bus AC Specifications ............................................................................37
2.12.1 I/O Buffer Model .....................................................................................37
BCLK/BCLK# and PICCLK Signal Quality Specifications and Measurement
Guidelines ...........................................................................................................46
AGTL+ / AGTL Signal Quality Specifications and Measurement Guidelines ......47
AGTL+ Signal Quality Specifications and Measurement Guidelines ..................48
3.3.1 Overshoot/Undershoot Guidelines .........................................................48
3.3.2 Overshoot/Undershoot Magnitude .........................................................49
3.3.3 Overshoot/Undershoot Pulse Duration...................................................49
3.3.4 Activity Factor .........................................................................................49
3.3.5 Reading Overshoot/Undershoot Specification Tables............................50
3.3.6 Determining if a System Meets the Overshoot/Undershoot
Specifications .........................................................................................51
Non-AGTL+ (Non-AGTL) Signal Quality Specifications and Measurement
1.2
2.0
Electrical Specifications
........................................................................................13
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.9
2.10
2.11
2.12
3.0
Signal Quality Specifications
..............................................................................46
3.1
3.2
3.3
3.4
Datasheet
3
Pentium
®
III Processor for the PGA370 Socket at 500 MHz to 1.13 GHz
Guidelines ........................................................................................................... 54
3.4.1 Overshoot/Undershoot Guidelines ......................................................... 54
3.4.2 Ringback Specification........................................................................... 55
3.4.3 Settling Limit Guideline .......................................................................... 55
4.0
Thermal Specifications and Design Considerations
................................. 56
4.1
4.2
4.3
Thermal Specifications........................................................................................ 56
Processor Die Area ............................................................................................. 57
Thermal Diode..................................................................................................... 58
FC-PGA Mechanical Specifications .................................................................... 60
5.1.1 FC-PGA2 Mechanical Specifications ..................................................... 63
Processor Markings ............................................................................................ 65
5.2.1 Processor Markings for FC-PGA2.......................................................... 65
Recommended Mechanical Keep-Out Zones ..................................................... 66
Processor Signal Listing...................................................................................... 67
Mechanical Specifications for the Boxed Intel
®
Pentium
®
III Processor.............. 80
6.1.1 Boxed Processor Thermal Cooling Solution Dimensions....................... 80
6.1.2 Boxed Processor Heatsink Weight......................................................... 82
6.1.3 Boxed Processor Thermal Cooling Solution Clip ................................... 82
Thermal Specifications........................................................................................ 82
6.2.1 Boxed Processor Cooling Requirements ............................................... 82
Electrical Requirements for the Boxed Intel
®
Pentium
®
III Processor................. 83
6.3.1 Fan Heatsink Power Supply ................................................................... 83
Alphabetical Signals Reference .......................................................................... 85
Signal Summaries ............................................................................................... 92
5.0
Mechanical Specifications
.................................................................................. 60
5.1
5.2
5.3
5.4
6.0
Boxed Processor Specifications
....................................................................... 80
6.1
6.2
6.3
7.0
Processor Signal Description
............................................................................. 85
7.1
7.2
4
Datasheet
Pentium
®
III Processor for the PGA370 Socket at 500 MHz to 1.13 GHz
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
Second Level (L2) Cache Implementation ........................................................... 8
AGTL+/AGTL Bus Topology in a Uniprocessor Configuration ............................14
AGTL+/AGTL Bus Topology in a Dual-Processor Configuration ........................14
Stop Clock State Machine ...................................................................................15
Processor Vcc
CMOS
Package Routing ................................................................18
Differential Clocking Example .............................................................................20
BSEL[1:0] Example for a 100/133 MHz or 100 MHz Only System Design .........25
Slew Rate (23A Load Step).................................................................................33
Generic Clock Waveform ....................................................................................41
BCLK, PICCLK, and TCK Generic Clock Waveform...........................................42
System Bus Valid Delay Timings ........................................................................42
System Bus Setup and Hold Timings..................................................................43
System Bus Reset and Configuration Timings....................................................43
Platform Power-On Sequence Timings ...............................................................44
Power-On Reset and Configuration Timings.......................................................45
BCLK, PICCLK Generic Clock Waveform at the Processor Pins........................47
Low to High AGTL+ Receiver Ringback Tolerance.............................................48
Maximum Acceptable AGTL+ Overshoot/Undershoot Waveform .......................53
Maximum Acceptable AGTL Overshoot/Undershoot Waveform .........................53
Non-AGTL+ (Non-AGTL) Overshoot/Undershoot, Settling Limit, and
Ringback 1 ..........................................................................................................54
Processor Functional Die Layout for FC-PGA.....................................................58
FC-PGA and FC-PGA2 Package Types .............................................................60
Package Dimensions...........................................................................................61
Package Dimensions for FC-PGA2.....................................................................63
FC-PGA2 Flatness Specification.........................................................................64
Top Side Processor Markings for FC-PGA (up to CPUID 0x686H) ....................65
Top Side Processor Markings for FC-PGA (for CPUID 0x68AH)).......................65
Top Side Processor Markings for FC-PGA2 .......................................................66
Volumetric Keep-Out for FC-PGA and FC-PGA2................................................66
Component Keep-Out .........................................................................................67
Intel
®
Pentium
®
III Processor Pinout ...................................................................68
Conceptual Boxed Intel
®
Pentium
®
III Processor for the PGA370 Socket ..........80
Dimensions of Mechanical Step Feature in Heatsink Base.................................81
Dimensions of Notches in Heatsink Base ...........................................................82
Thermal Airspace Requirement for all Boxed Intel
®
Pentium
®
III Processor Fan
Heatsinks in the PGA370 Socket ........................................................................83
Boxed Processor Fan Heatsink Power Cable Connector Description.................84
Motherboard Power Header Placement Relative to the Boxed
Intel
®
Pentium
®
III Processor ..............................................................................84
Datasheet
5
查看更多>
参数对比
与BX80526C866256E相近的元器件有:BX80526F850256E、BX80526F667256E、BX80526F800256E、BX80526C933256E。描述及对比如下:
型号 BX80526C866256E BX80526F850256E BX80526F667256E BX80526F800256E BX80526C933256E
描述 Microprocessor, 32-Bit, 866MHz, CMOS, PPGA370, FCPGA2-370 Microprocessor, 32-Bit, 850MHz, CMOS, PPGA370, FCPGA2-370 Microprocessor, 32-Bit, 667MHz, CMOS, PPGA370, FCPGA2-370 Microprocessor, 32-Bit, 800MHz, CMOS, PPGA370, FCPGA2-370 Microprocessor, 32-Bit, 933MHz, CMOS, PPGA370, FCPGA2-370
厂商名称 Intel(英特尔) Intel(英特尔) Intel(英特尔) Intel(英特尔) Intel(英特尔)
零件包装代码 PGA PGA PGA PGA PGA
包装说明 PGA, SPGA370,37X37 PGA, SPGA370,37X37 PGA, SPGA370,37X37 PGA, SPGA370,37X37 PGA, SPGA370,37X37
针数 370 370 370 370 370
Reach Compliance Code compliant unknown unknown unknown unknown
ECCN代码 3A001.A.3 3A001.A.3 3A001.A.3 3A001.A.3 3A001.A.3
地址总线宽度 36 36 36 36 36
位大小 32 32 32 32 32
边界扫描 YES YES YES YES YES
最大时钟频率 866 MHz 850 MHz 667 MHz 800 MHz 933 MHz
外部数据总线宽度 64 64 64 64 64
格式 FLOATING POINT FLOATING POINT FLOATING POINT FLOATING POINT FLOATING POINT
集成缓存 YES YES YES YES YES
JESD-30 代码 S-PPGA-P370 S-PPGA-P370 S-PPGA-P370 S-PPGA-P370 S-PPGA-P370
长度 49.53 mm 49.53 mm 49.53 mm 49.53 mm 49.53 mm
低功率模式 YES YES YES YES YES
端子数量 370 370 370 370 370
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 PGA PGA PGA PGA PGA
封装等效代码 SPGA370,37X37 SPGA370,37X37 SPGA370,37X37 SPGA370,37X37 SPGA370,37X37
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
电源 1.5,2,3.3 V 1.5,2,3.3 V 1.5,2,3.3 V 1.5,2,3.3 V 1.5,2,3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2.089 mm 2.089 mm 2.089 mm 2.089 mm 2.089 mm
速度 866 MHz 850 MHz 667 MHz 800 MHz 933 MHz
最大压摆率 250 mA 250 mA 250 mA 250 mA 250 mA
最小供电电压 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V
表面贴装 NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS
端子形式 PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG
端子节距 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
端子位置 PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR
宽度 49.53 mm 49.53 mm 49.53 mm 49.53 mm 49.53 mm
uPs/uCs/外围集成电路类型 MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR
Base Number Matches 1 1 1 - -
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消