型号
  • 型号
  • 关键词
首页 > 器件类别 > 半导体 > 存储器 IC > 静态随机存取存储器

CY62147G18-55ZSXIT

静态随机存取存储器 Micropower 静态随机存取存储器s

器件类别：半导体    存储器 IC    静态随机存取存储器   

厂商名称：Cypress(赛普拉斯)

器件标准：

下载文档
参数 预览 参数对比
CY62147G18-55ZSXIT 在线购买

供应商：

器件：CY62147G18-55ZSXIT

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
厂商名称
Cypress(赛普拉斯)
产品种类
静态随机存取存储器
存储容量
4 Mbit
组织
256 k x 16
访问时间
55 ns
接口类型
Parallel
电源电压-最大
2.2 V
电源电压-最小
1.65 V
电源电流—最大值
20 mA
最小工作温度
- 40 C
最大工作温度
+ 85 C
安装风格
SMD/SMT
封装 / 箱体
TSOP-44
封装
Reel
存储类型
SDR
湿度敏感性
Yes
工厂包装数量
1000
文档预览
CY62147G/CY621472G
CY62147GE MoBL
®
4-Mbit (256K words × 16-bit) Static RAM
with Error-Correcting Code (ECC)
4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)
Features
■
■
High speed: 45 ns/55 ns
Ultra-low standby power
❐
Typical standby current: 3.5
A
❐
Maximum standby current: 8.7
A
Embedded ECC for single-bit error correction
[1, 2]
Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V
to 5.5 V
1.0-V data retention
TTL-compatible inputs and outputs
Error indication (ERR) pin to indicate 1-bit error detection and
correction
Pb-free 48-ball VFBGA and 44-pin TSOP II packages
Data writes are performed by asserting the Write Enable (WE)
input LOW, while providing the data on I/O
0
through I/O
15
and
address on A
0
through A
17
pins. The Byte High Enable (BHE)
and Byte Low Enable (BLE) inputs control write operations to the
upper and lower bytes of the specified memory location. BHE
controls I/O
8
through I/O
15
and BLE controls I/O
0
through I/O
7
.
Data reads are performed by asserting the Output Enable (OE)
input and providing the required address on the address lines.
Read data is accessible on the I/O lines (I/O
0
through I/O
15
).
Byte accesses can be performed by asserting the required byte
enable signal (BHE or BLE) to read either the upper byte or the
lower byte of data from the specified address location.
All I/Os (I/O
0
through I/O
15
) are placed in a HI-Z state when the
device is deselected (CE HIGH for a single chip enable device
and CE
1
HIGH/CE
2
LOW for a dual chip enable device), or
control signals are de-asserted (OE, BLE, BHE).
The device also has a unique Byte Power down feature, where,
if both the Byte Enables (BHE and BLE) are disabled, the
devices seamlessly switch to standby mode irrespective of the
state of the chip enables, thereby saving power.
On the CY62147GE devices, the detection and correction of a
single-bit error in the accessed location is indicated by the
assertion of the ERR output (ERR = HIGH)
[1]
. See the
Truth
Table – CY62147G/CY62147GE on page 16
for a complete
description of read and write modes.
The logic block diagrams are on page 2.
■
■
■
■
■
■
Functional Description
CY62147G and CY62147GE are high-performance CMOS
low-power (MoBL) SRAM devices with embedded ECC. Both
devices are offered in single and dual chip enable options and in
multiple pin configurations. The CY62147GE device includes an
ERR pin that signals an error-detection and correction event
during a read cycle.
Devices with a single chip enable input are accessed by
asserting the chip enable (CE) input LOW. Dual chip enable
devices are accessed by asserting both chip enable inputs – CE
1
as low and CE
2
as HIGH.
Product Portfolio
Product
[3]
Features and
Options
(see the Pin
Configurations
section)
Power Dissipation
Range
V
CC
Range (V)
Speed (ns)
Operating I
CC
, (mA)
f = f
max
Typ
[4]
Industrial
1.65 V–2.2 V
2.2 V–3.6 V
4.5 V–5.5 V
55
45
15
15
Max
20
20
Standby, I
SB2
(µA)
Typ
[4]
3.5
3.5
Max
10
8.7
CY62147G(E)18 Single or dual
CY62147G(E)30 Chip Enables
CY621472G30
Optional ERR
CY62147G(E)
pin
Notes
1. This device does not support automatic write-back on error detection.
2. SER FIT Rate <0.1 FIT/Mb. Refer
AN88889
for details.
3.
The ERR pin is available only for devices which have ERR option “E” in the ordering code. Refer
Ordering Information on page 17.
4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V
CC
= 1.8 V (for a V
CC
range of 1.65 V–2.2 V),
V
CC
= 3 V (for V
CC
range of 2.2 V–3.6 V), and V
CC
= 5 V (for V
CC
range of 4.5 V–5.5 V), T
A
= 25 °C.
Cypress Semiconductor Corporation
Document Number: 001-92847 Rev. *K
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised July 13, 2018
CY62147G/CY621472G
CY62147GE MoBL
®
Logic Block Diagram – CY62147G
ECC ENCODER
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
INPUT BUFFER
ROW  DECODER
ECC DECODER
SENSE 
AMPLIFIERS
MEMORY
ARRAY
I/O
0
‐I/O
7
I/O
8
‐I/O
15
COLUMN DECODER
A10
A11
A12
A13
A14
A15
A16
A17
BHE
WE
OE
BLE
CE
2
CE
1
Logic Block Diagram – CY62147GE
ECC ENCODER
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
INPUT BUFFER
ROW  DECODER
ECC DECODER
SENSE 
AMPLIFIERS
ERR
I/O
0
‐I/O
7
I/O
8
‐I/O
15
MEMORY
ARRAY
COLUMN DECODER
A10
A11
A12
A13
A14
A15
A16
A17
BHE
WE
OE
BLE
CE
2
CE
1
Document Number: 001-92847 Rev. *K
Page 2 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Contents
Pin Configuration – CY62147G ........................................ 4
Pin Configuration – CY62147GE ..................................... 5
Pin Configuration – CY621472G ...................................... 6
Maximum Ratings ............................................................. 7
Operating Range ............................................................... 7
DC Electrical Characteristics .......................................... 7
Capacitance ...................................................................... 9
Thermal Resistance .......................................................... 9
AC Test Loads and Waveforms ....................................... 9
Data Retention Characteristics ..................................... 10
Data Retention Waveform .............................................. 10
AC Switching Characteristics ....................................... 11
Switching Waveforms .................................................... 12
Truth Table – CY62147G/CY62147GE ........................... 16
ERR Output – CY62147GE ............................................. 16
Ordering Information ...................................................... 17
Ordering Code Definitions ......................................... 18
Package Diagrams .......................................................... 19
Acronyms ........................................................................ 20
Document Conventions ................................................. 20
Units of Measure ....................................................... 20
Document History Page ................................................. 21
Sales, Solutions, and Legal Information ...................... 22
Worldwide Sales and Design Support ....................... 22
Products .................................................................... 22
PSoC® Solutions ...................................................... 22
Cypress Developer Community ................................. 22
Technical Support ..................................................... 22
Document Number: 001-92847 Rev. *K
Page 3 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Pin Configuration – CY62147G
Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without Figure 2. 48-ball VFBGA pinout (Single Chip Enable without
ERR), CY62147G
[5]
ERR), CY62147G
[5]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
NC
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
1
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
CE
2
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
NC
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
NC
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
Figure 3. 44-pin TSOP II pinout (Single Chip Enable without ERR), CY62147G
[5]
A4
A3
A2
A1
A0
/ CE
I/O0
I/O1
I/O2
I/O3
VCC
VSS
I/O4
I/O5
I/O6
I/O7
/ WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
/OE
/ BHE
/ BLE
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
NC
A8
A9
A10
A11
A12
44- TSOP-II
Notes
5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin
configuration.
Document Number: 001-92847 Rev. *K
Page 4 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Pin Configuration – CY62147GE
Figure 4. 48-ball VFBGA pinout
(Dual Chip Enable with ERR), CY62147GE
[6, 7]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
3
A
0
A
3
A
5
A
17
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
1
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
CE
2
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
Figure 5. 48-ball VFBGA pinout
(Single Chip Enable with ERR), CY62147GE
[6, 7]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
ERR
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
NC
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
I/O
12
ERR
I/O
13
NC
A
8
A
14
A
12
A
9
Figure 6. 44-pin TSOP II pinout (Single Chip Enable with ERR), CY62147GE
[6, 7]
A4
A3
A2
A1
A0
/CE
I/O0
I/O1
I/O2
I/O3
VCC
VSS
I/O4
I/O5
I/O6
I/O7
/ WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
/OE
/ BHE
/ BLE
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
ERR
A8
A9
A10
A11
A12
44- TSOP-II
Notes
6. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin
configuration.
7. ERR is an output pin.
Document Number: 001-92847 Rev. *K
Page 5 of 22
查看更多>
参数对比
与CY62147G18-55ZSXIT相近的元器件有：CY62147G-45ZSXIT。描述及对比如下：
型号 CY62147G18-55ZSXIT CY62147G-45ZSXIT
描述 静态随机存取存储器 Micropower 静态随机存取存储器s 静态随机存取存储器 Micropower 静态随机存取存储器s
厂商名称 Cypress(赛普拉斯) Cypress(赛普拉斯)
产品种类 静态随机存取存储器 静态随机存取存储器
封装 / 箱体 TSOP-44 TSOPII-44
封装 Reel Reel
工厂包装数量 1000 1000
热门器件
热门资源推荐
数字滤波C程,新手上路,互相交流,请多指教 mapgis 得帮助文件 编程经典Visual.Basic视频教程 编译原理精讲,一本很不错的书籍,很值得看一看 仪器专业微型电磁阀 unix入门经典 传输线中的位移电流 C语言-同济2-第二章 基本数据类型、运算符和表达式.ppt 智能家居远程控制系统的硬件设计 免费提供一份OFDM讲义
大家觉得做网络电话怎么样呢？ PIC16f1937电平变化中断问题 这样写按键控制数码管动态显示，能不能称作“任务调度” rom.h的作用 【AT-START-F403A测评】第4篇 F403A 内部FLASH参数比较及测试 zigbee定位 拆解未知名温控器 MII 接口你了解么? 12864lcd菜单 2440 camera 驱动无法读取数据
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消