首页 > 器件类别 >

FSS923A0R1

7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs

厂商名称:Intersil ( Renesas )

厂商官网:http://www.intersil.com/cda/home/

下载文档
文档预览
FSS923A0D, FSS923A0R
Data Sheet
June 1999
File Number
4475.2
7A, -200V, 0.650 Ohm, Rad Hard, SEGR
Resistant, P-Channel Power MOSFETs
The Discrete Products Operation of Intersil has developed a
series of Radiation Hardened MOSFETs specifically
designed for commercial and military space applications.
Enhanced Power MOSFET immunity to Single Event Effects
(SEE), Single Event Gate Rupture (SEGR) in particular, is
combined with 100K RADS of total dose hardness to provide
devices which are ideally suited to harsh space
environments. The dose rate and neutron tolerance
necessary for military applications have not been sacrificed.
The Intersil portfolio of SEGR resistant radiation hardened
MOSFETs includes N-Channel and P-Channel devices in a
variety of voltage, current and on-resistance ratings.
Numerous packaging options are also available.
This MOSFET is an enhancement-mode silicon-gate power
field-effect transistor of the vertical DMOS (VDMOS)
structure. It is specially designed and processed to be
radiation tolerant. The MOSFET is well suited for
applications exposed to radiation environments such as
switching regulation, switching converters, motor drives,
relay drivers and drivers for high-power bipolar switching
transistors requiring high speed and low gate drive power.
This type can be operated directly from integrated circuits.
Reliability screening is available as either commercial, TXV
equivalent of MIL-S-19500, or Space equivalent of
MIL-S-19500. Contact Intersil for any desired deviations
from the data sheet.
Features
• 7A, -200V, r
DS(ON)
= 0.650Ω
• Total Dose
- Meets Pre-RAD Specifications to 100K RAD (Si)
• Single Event
- Safe Operating Area Curve for Single Event Effects
- SEE Immunity for LET of 36MeV/mg/cm
2
with
V
DS
up to 80% of Rated Breakdown and
V
GS
of 10V Off-Bias
• Dose Rate
- Typically Survives 3E9 RAD (Si)/s at 80% BV
DSS
- Typically Survives 2E12 if Current Limited to I
DM
• Photo Current
- 3.0nA Per-RAD(Si)/s Typically
• Neutron
- Maintain Pre-RAD Specifications
for 1E13 Neutrons/cm
2
- Usable to 1E14 Neutrons/cm
2
Symbol
D
G
S
Ordering Information
RAD LEVEL
10K
10K
100K
100K
100K
SCREENING LEVEL
Commercial
TXV
Commercial
TXV
Space
PART NUMBER/BRAND
FSS923A0D1
FSS923A0D3
FSS923A0R1
FSS923A0R3
FSS923A0R4
Package
TO-257AA
S
D
G
Formerly available as type TA17797.
CAUTION: Beryllia Warning per MIL-S-19500
refer to package specifications.
4-1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
FSS923A0D, FSS923A0R
Absolute Maximum Ratings
T
C
= 25
o
C, Unless Otherwise Specified
UNITS
V
V
A
A
A
V
W
W
W/
o
C
A
A
A
o
C
o
C
FSS923A0D, FSS923A0R
-200
Drain to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
DS
Drain to Gate Voltage (R
GS
= 20kΩ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DGR
-200
Continuous Drain Current
T
C
= 25
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
T
C
= 100
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
DM
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
GS
Maximum Power Dissipation
T
C
= 25
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
T
T
C
= 100
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
T
Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Single Pulsed Avalanche Current, L = 100µH, (See Test Figure) . . . . . . . . . . . . . . . . . . . . . . . . I
AS
Continuous Source Current (Body Diode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
S
Pulsed Source Current (Body Diode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
SM
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
J
, T
STG
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
L
(Distance >0.063in (1.6mm) from Case, 10s Max)
7
4
21
±20
56
22
0.45
21
7
21
-55 to 150
300
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Electrical Specifications
PARAMETER
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
BV
DSS
V
GS(TH)
TEST CONDITIONS
I
D
= 1mA, V
GS
= 0V
V
GS
= V
DS
,
I
D
= 1mA
T
C
= -55
o
C
T
C
= 25
o
C
T
C
= 125
o
C
T
C
= 25
o
C
T
C
= 125
o
C
T
C
= 25
o
C
T
C
= 125
o
C
MIN
-200
-
-2.0
-1.0
-
-
-
-
-
T
C
= 25
o
C
T
C
= 125
o
C
-
-
-
-
-
-
V
GS
= 0V to -20V
V
GS
= 0V to -12V
V
GS
= 0V to -2V
V
DD
= -100V,
I
D
= 7A
-
-
-
-
-
I
D
= 7A, V
DS
= -15V
V
DS
= -25V, V
GS
= 0V,
f = 1MHz
-
-
-
-
-
-
TYP
-
-
-
-
-
-
-
-
-
0.530
-
-
-
-
-
-
35
-
6.1
16
-6
900
200
55
-
-
MAX
-
-7.0
-6.0
-
25
250
100
200
-5.0
0.650
1.24
20
35
55
30
60
40
2.4
7.6
19
-
-
-
-
2.2
60
UNITS
V
V
V
V
µA
µA
nA
nA
V
ns
ns
ns
ns
nC
nC
nC
nC
nC
V
pF
pF
pF
o
C/W
o
C/W
Drain to Source Breakdown Voltage
Gate Threshold Voltage
Zero Gate Voltage Drain Current
I
DSS
I
GSS
V
DS(ON)
r
DS(ON)12
t
d(ON)
t
r
t
d(OFF)
t
f
Q
g(TOT)
Q
g(12)
Q
g(TH)
Q
gs
Q
gd
V
(PLATEAU)
C
ISS
C
OSS
C
RSS
R
θ
JC
R
θ
JA
V
DS
= -160V,
V
GS
= 0V
V
GS
=
±20V
V
GS
= -12V, I
D
= 7A
I
D
= 4A,
V
GS
= -12V
Gate to Source Leakage Current
Drain to Source On-State Voltage
Drain to Source On Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
Gate Charge at 12V
Threshold Gate Charge
Gate Charge Source
Gate Charge Drain
Plateau Voltage
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Thermal Resistance Junction to Case
Thermal Resistance Junction to Ambient
V
DD
= -100V, I
D
= 7A,
R
L
= 14.3Ω, V
GS
= -12V,
R
GS
= 7.5Ω
4-2
FSS923A0D, FSS923A0R
Source to Drain Diode Specifications
PARAMETER
Forward Voltage
Reverse Recovery Time
SYMBOL
V
SD
t
rr
TEST CONDITIONS
I
SD
= 7A
I
SD
= 7A, dI
SD
/dt = 100A/µs
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
(Note 3)
(Note 3)
(Notes 2, 3)
(Note 3)
(Notes 1, 3)
(Notes 1, 3)
BV
DSS
V
GS(TH)
I
GSS
I
DSS
V
DS(ON)
r
DS(ON)12
TEST CONDITIONS
V
GS
= 0, I
D
= 1mA
V
GS
= V
DS
, I
D
= 1mA
V
GS
=
±20V,
V
DS
= 0V
V
GS
= 0, V
DS
= -160V
V
GS
= -12V, I
D
= 7A
V
GS
= -12V, I
D
= 4A
MIN
-200
-2.0
-
-
-
-
MAX
-
-6.0
100
25
-5.0
0.650
UNITS
V
V
nA
µA
V
MIN
-0.6
-
TYP
-
-
MAX
-1.8
220
UNITS
V
ns
Electrical Specifications up to 100K RAD
PARAMETER
Drain to Source Breakdown Volts
Gate to Source Threshold Volts
Gate-Body Leakage
Zero-Gate Leakage
Drain to Source On-State Volts
Drain to Source On Resistance
NOTES:
1. Pulse test, 300µs Max.
2. Absolute value.
3. In situ Gamma bias must be sampled for both V
GS
= -12V, V
DS
= 0V and V
GS
= 0V, V
DS
= 80% BV
DSS
.
Single Event Effects (SEB, SEGR)
(Note 4)
ENVIRONMENT
(NOTE 5)
TEST
Single Event Effects Safe Operating Area
SYMBOL
SEESOA
ION
SPECIES
Ni
Br
Br
Br
Br
NOTES:
4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
5. Fluence = 1E5 ions/cm
2
(typical), T = 25
o
C.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).
TYPICAL LET
(MeV/mg/cm)
26
37
37
37
37
TYPICAL
RANGE (µ)
43
36
36
36
36
APPLIED
V
GS
BIAS
(V)
20
5
10
15
20
(NOTE 6)
MAXIMUM
V
DS
BIAS (V)
-200
-200
-160
-100
-40
Typical Performance Curves
Unless Otherwise Specified
LET = 26MeV/mg/cm
2
, RANGE = 43µ
LET = 37MeV/mg/cm
2
, RANGE = 36µ
FLUENCE = 1E5 IONS/cm
2
(TYPICAL)
-200
-160
V
DS
(V)
LIMITING INDUCTANCE (HENRY)
1E-3
1E-4
ILM = 10A
30A
1E-5
100A
300A
1E-6
-120
-80
-40
TEMP = 25
o
C
0
0
5
10
V
GS
(V)
15
20
25
1E-7
-10
-30
-100
DRAIN SUPPLY (V)
-300
-1000
FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA
FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT
GAMMA DOT CURRENT TO I
AS
4-3
FSS923A0D, FSS923A0R
Typical Performance Curves
10
Unless Otherwise Specified
(Continued)
100
T
C
= 25
o
C
I
D
, DRAIN CURRENT (A)
8
10
I
D
, DRAIN (A)
100µs
6
1ms
1
OPERATION IN THIS
AREA MAY BE
LIMITED BY r
DS(ON)
0.1
4
10ms
100ms
2
0
-50
0
50
100
150
1
10
100
1000
T
C
, CASE TEMPERATURE (
o
C)
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA
2.5
PULSE DURATION = 250ms, V
GS
= -12V, I
D
= 4A
2.0
-12V
Q
G
NORMALIZED r
DS(ON)
1.5
Q
GS
V
G
Q
GD
1.0
0.5
CHARGE
BASIC GATE CHARGE WAVEFORM
0.0
-80
-40
0
40
80
120
T
J
, JUNCTION TEMPERATURE (
o
C)
160
FIGURE 5. BASIC GATE CHARGE WAVEFORM
FIGURE 6. NORMALIZED r
DS(ON)
vs JUNCTION TEMPERATURE
NORMALIZED THERMAL RESPONSE (Z
θ
JC
)
10
1
10
0
0.5
0.2
0.1
0.05
0.02
0.01
10
-1
SINGLE PULSE
P
DM
10
-2
NOTES:
DUTY FACTOR: D = t
1
/t
2
PEAK T
J
= P
DM
x Z
θ
JC
+ T
C
10
-4
10
-3
10
-2
10
-1
10
0
t
1
t
2
10
1
10
-3 -5
10
t, RECTANGULAR PULSE DURATION (s)
FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE
4-4
FSS923A0D, FSS923A0R
Typical Performance Curves
30
Unless Otherwise Specified
(Continued)
I
AS
, AVALANCHE CURRENT (A)
10
STARTING T
J
= 25
o
C
STARTING T
J
= 150
o
C
IF R = 0
t
AV
= (L) (IAS) / (1.3 RATED BV
DSS
- V
DD
)
IF R
0
t
AV
= (L/R) ln [(IAS*R) / (1.3 RATED BV
DSS
- V
DD
) + 1]
1
0.01
0.1
1
t
AV
, TIME IN AVALANCHE (ms)
10
FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING
Test Circuits and Waveforms
ELECTRONIC SWITCH OPENS
WHEN I
AS
IS REACHED
V
DS
L
+
CURRENT I
TRANSFORMER
AS
BV
DSS
t
P
I
AS
+
V
DS
V
DD
-
VARY t
P
TO OBTAIN
REQUIRED PEAK I
AS
0V
t
P
50Ω
-
DUT
50Ω
V
DD
50V-150V
V
GS
20V
t
AV
FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 10. UNCLAMPED ENERGY WAVEFORMS
V
DD
t
ON
t
d(ON)
t
OFF
t
d(OFF)
t
r
t
f
90%
R
L
V
DS
0V
DUT
V
DS
90%
10%
10%
V
GS
= -12V
90%
R
GS
V
GS
10%
50%
PULSE WIDTH
50%
FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT
FIGURE 12. RESISTIVE SWITCHING WAVEFORMS
4-5
查看更多>
参数对比
与FSS923A0R1相近的元器件有:FSS923A0D、FSS923A0D1、FSS923A0D3、FSS923A0R、FSS923A0R3、FSS923A0R4。描述及对比如下:
型号 FSS923A0R1 FSS923A0D FSS923A0D1 FSS923A0D3 FSS923A0R FSS923A0R3 FSS923A0R4
描述 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消