首页 > 器件类别 >

HEF40174BF

Hex D-type flip-flop

厂商名称:Philips Semiconductors (NXP Semiconductors N.V.)

厂商官网:https://www.nxp.com/

下载文档
文档预览
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF40174B
MSI
Hex D-type flip-flop
Product specification
File under Integrated Circuits, IC04
January 1995
Philips Semiconductors
Product specification
Hex D-type flip-flop
DESCRIPTION
The HEF40174B is a hex edge-triggered D-type flip-flop
with six data inputs (D
0
to D
5
), a clock input (CP), an
overriding asynchronous master reset input (MR), and six
HEF40174B
MSI
buffered outputs (O
0
to O
5
). Information on D
0
to D
5
is
transferred to O
0
to O
5
on the LOW to HIGH transition of
CP if MR is HIGH. When LOW, MR resets all flip-flops
(O
0
to O
5
= LOW) independent of CP and D
0
to D
5
.
Fig.1 Functional diagram.
PINNING
D
0
to D
5
CP
MR
O
0
to O
5
data inputs
clock input (LOW to HIGH; edge-triggered)
master reset input (active LOW)
buffered outputs
FUNCTION TABLE
Fig.2 Pinning diagram.
CP
HEF40174BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF40174BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF40174BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
January 1995
2
Notes
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
= positive-going transition
= negative-going transition
X
INPUTS
D
H
L
X
X
MR
H
H
H
L
OUTPUT
O
H
L
no change
L
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white
to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Philips Semiconductors
January 1995
Hex D-type flip-flop
3
HEF40174B
MSI
Product specification
Fig.3 Logic diagram.
Philips Semiconductors
Product specification
Hex D-type flip-flop
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
°C;
C
L
= 50 pF; input transition times
20 ns
V
DD
V
Propagation delays
CP
O
n
HIGH to LOW
5
10
15
5
LOW to HIGH
MR
O
n
HIGH to LOW
Output transition times
HIGH to LOW
10
15
5
10
15
5
10
15
5
LOW to HIGH
Set-up time
D
n
CP
Hold time
D
n
CP
Minimum clock
pulse width; LOW
Minimum MR pulse
width; LOW
Recovery time
for MR
Maximum clock
pulse frequency
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
f
max
t
RMR
t
WMRL
t
WCPL
t
hold
t
su
20
10
10
10
5
5
70
30
20
70
35
25
45
20
15
5
15
20
t
TLH
t
THL
t
PHL
t
PLH
t
PHL
75
30
20
75
30
20
85
35
25
60
30
20
60
30
20
10
5
5
0
0
0
35
15
10
35
15
10
25
10
5
11
30
45
155 ns
65 ns
45 ns
155 ns
65 ns
45 ns
175 ns
70 ns
50 ns
120 ns
60 ns
40 ns
120 ns
60 ns
40 ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
SYMBOL
MIN. TYP. MAX.
HEF40174B
MSI
TYPICAL EXTRAPOLATION
FORMULA
48 ns
+
(0,55 ns/pF) C
L
19 ns
+
(0,23 ns/pF) C
L
12 ns
+
(0,16 ns/pF) C
L
48 ns
+
(0,55 ns/pF) C
L
19 ns
+
(0,23 ns/pF) C
L
12 ns
+
(0,16 ns/pF) C
L
58 ns
+
(0,55 ns/pF) C
L
24 ns
+
(0,23 ns/pF) C
L
17 ns
+
(0,16 ns/pF) C
L
10 ns
+
(1,0 ns/pF) C
L
9 ns
+
(0,42 ns/pF) C
L
6 ns
+
(0,28 ns/pF) C
L
10 ns
+
(1,0 ns/pF) C
L
9 ns
+
(0,42 ns/pF) C
L
6 ns
+
(0,28 ns/pF) C
L
see also waveforms
Fig.4
January 1995
4
Philips Semiconductors
Product specification
Hex D-type flip-flop
HEF40174B
MSI
V
DD
V
Dynamic power
dissipation per
package (P)
5
10
15
TYPICAL FORMULA FOR P(µW)
3500 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
16 000 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
42 000 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
where
f
i
= input freq. (MHz)
f
o
= output freq. (MHz)
C
L
= load capacitance (pF)
(f
o
C
L
) = sum of outputs
V
DD
= supply voltage (V)
Fig.4
Waveforms showing minimum pulse widths for CP and MR, MR to CP recovery time, and set-up time and
hold time for D
n
to CP. Set-up and hold times are shown as positive values but may be specified as
negative values.
APPLICATION INFORMATION
Some examples of applications for the HEF40174B are:
Shift registers
Buffer/storage register
Pattern generator
January 1995
5
查看更多>
参数对比
与HEF40174BF相近的元器件有:HEF40174B、HEF40174BT、HEF40174BN。描述及对比如下:
型号 HEF40174BF HEF40174B HEF40174BT HEF40174BN
描述 Hex D-type flip-flop Hex D-type flip-flop Hex D-type flip-flop Hex D-type flip-flop
CH549EVT开发板测试——评测总结
首先感谢沁恒电子和EEWORLD共同举办这次 沁恒评估板诚芯送 活动,让我有机会了解了CH...
hujj 单片机
力值抖动的问题
我用ADS1220采集传感器力值,做了滤波,可是力值依然抖动的厉害。 我是32个点取平均,还...
chenbingjy stm32/stm8
FPGA QQ群:69611574 期待你的加入!
本帖最后由 paulhyde 于 2014-9-15 09:21 编辑 比赛结束了,学习没有结束...
fpga126 电子竞赛
430单片机按键控制数码管显示问题
功能呢就类似于倒计数秒表,四个独立按键控制四位数码管显示;s1控制数码管显示可调,s2=1、2、3、...
pengbiao1210 微控制器 MCU
示波器花屏、黑屏应如何维修?
示波器大家在工作中经常会用到。当示波器出现故障的时候,应该如何解决呢? 下面安泰维修工程...
agitek安泰维修 测试/测量
STM32的UART不爽
怎么搞的 可编程数据字长度(8 位或9 位) 我的设备是数据长度是7,停止1,校验...
fastlin stm32/stm8
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消