型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

ICS9DB104BFLF

PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, 0.209 INCH, ROHS COMPLIANT, MO-150, SSOP-28

器件类别：逻辑    逻辑   

厂商名称：IDT (Integrated Device Technology)

器件标准：

下载文档
参数 预览 参数对比
ICS9DB104BFLF 在线购买

供应商：

器件：ICS9DB104BFLF

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
IDT (Integrated Device Technology)
包装说明
SSOP, SSOP28,.3
Reach Compliance Code
compliant
ECCN代码
EAR99
Is Samacsys
N
系列
9DB
输入调节
DIFFERENTIAL
JESD-30 代码
R-PDSO-G28
JESD-609代码
e3
长度
10.2 mm
逻辑集成电路类型
PLL BASED CLOCK DRIVER
湿度敏感等级
1
功能数量
1
反相输出次数
端子数量
28
实输出次数
8
最高工作温度
70 °C
最低工作温度
输出特性
3-STATE
封装主体材料
PLASTIC/EPOXY
封装代码
SSOP
封装等效代码
SSOP28,.3
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）
260
电源
3.3 V
认证状态
Not Qualified
Same Edge Skew-Max（tskwd）
0.05 ns
座面最大高度
2 mm
最大供电电压 (Vsup)
3.465 V
最小供电电压 (Vsup)
3.135 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
温度等级
COMMERCIAL
端子面层
Matte Tin (Sn) - annealed
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
30
宽度
5.3 mm
Base Number Matches
1
文档预览
Integrated
Circuit
Systems, Inc.
ICS9DB104
(Not recommended for new designs)
Four Output Differential Buffer for PCI-Express
Recommended Application:
DB400 Intel Yellow Cover part with PCI-Express support.
Output Features:
•
4 - 0.7V current-mode differential output pairs
•
Supports zero delay buffer mode and fanout mode
•
Bandwidth programming available
Key Specifications:
•
Outputs cycle-cycle jitter: < 50ps
•
Outputs skew: < 50ps
•
+/- 300ppm frequency accuracy on output clocks
Features/Benefits:
•
Supports tight ppm accuracy clocks for Serial-ATA
•
Spread spectrum modulation tolerant, 0 to -0.5% down
spread and +/- 0.25% center spread
•
Supports undriven differential output pair in PD# and
SRC_STOP# for power management.
Pin Configuration
d
e
d s
n n
e g
m si
m de
o
c w
e e
r
t n
o
N
VDD
SRC_IN
SRC_IN#
GND
VDD
DIF_1
DIF_1#
OE_1
DIF_2
DIF_2#
VDD
BYPASS#/PLL
SCLK
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
r
o
f
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDDA
GNDA
IREF
GND
VDD
DIF_6
DIF_6#
OE_6
DIF_5
DIF_5#
VDD
HIGH_BW#
SRC_STOP#
PD#
28-pin SSOP & TSSOP
0767E—12/14/07
ICS9DB104
Integrated
Circuit
Systems, Inc.
ICS9DB104
(Not recommended for new designs)
Pin Description
PIN #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
PIN NAME
VDD
SRC_IN
SRC_IN#
GND
VDD
DIF_1
DIF_1#
OE_1
DIF_2
DIF_2#
VDD
BYPASS#/PLL
SCLK
SDATA
PD#
SRC_STOP#
HIGH_BW#
VDD
DIF_5#
DIF_5
OE_6
DIF_6#
DIF_6
VDD
GND
IREF
GNDA
VDDA
PIN TYPE
PWR
IN
IN
PWR
PWR
OUT
OUT
IN
OUT
OUT
PWR
IN
IN
I/O
IN
IN
IN
PWR
OUT
OUT
IN
OUT
OUT
PWR
PWR
OUT
PWR
PWR
DESCRIPTION
Power supply, nominal 3.3V
0.7 V Differential SRC TRUE input
0.7 V Differential SRC COMPLEMENTARY input
Ground pin.
Power supply, nominal 3.3V
0.7V differential true clock outputs
0.7V differential complement clock outputs
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
0.7V differential true clock outputs
0.7V differential complement clock outputs
Power supply, nominal 3.3V
Input to select Bypass(fan-out) or PLL (ZDB) mode
0 = Bypass mode, 1= PLL mode
Clock pin of SMBus circuitry, 5V tolerant.
Data pin for SMBus circuitry, 5V tolerant.
Asynchronous active low input pin used to power down the device. The
internal clocks are disabled and the VCO and the crystal are stopped.
Active low input to stop diff outputs.
3.3V input for selecting PLL Band Width
0 = High, 1= Low
Power supply, nominal 3.3V
0.7V differential complement clock outputs
0.7V differential true clock outputs
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
0.7V differential complement clock outputs
0.7V differential true clock outputs
Power supply, nominal 3.3V
Ground pin.
This pin establishes the reference current for the differential current-
mode output pairs. This pin requires a fixed precision resistor tied to
ground in order to establish the appropriate current. 475 ohms is the
standard value.
Ground pin for the PLL core.
3.3V power for the PLL core.
0767E—12/14/07
2
Integrated
Circuit
Systems, Inc.
ICS9DB104
(Not recommended for new designs)
General Description
ICS9DB104
follows the Intel DB400 Differential Buffer Specification. This buffer provides four SRC clocks for PCI-Express,
next generation I/O devices.
ICS9DB104
is driven by a differential input pair from a CK409/CK410 main clock generator, such
as the ICS952601 or ICS954101.
ICS9DB104
can run at speeds up to 200MHz. It provides ouputs meeting tight cycle-to-cycle
jitter (50ps) and output-to-output skew (50ps) requirements.
Block Diagram
2
OE1, OE6
SRC_IN
SRC_IN#
SPREAD
COMPATIBLE
PLL
STOP
LOGIC
4
DIF(1,2,5,6)
HIGH_BW#
SRC_STOP#
PD#
BYPASS#/PLL
SDATA
SCLK
CONTROL
LOGIC
IREF
Power Groups
Pin Number
VDD
GND
1
4
5,11,18,24
4,25
28
27
28
27
Description
SRC_IN/SRC_IN#
DIF Outputs
IREF
Analog VDD & GND for PLL core
0767E—12/14/07
3
Integrated
Circuit
Systems, Inc.
ICS9DB104
(Not recommended for new designs)
Absolute Max
Symbol
VDD_A
VDD_In
V
IL
V
IH
Ts
Tambient
Tcase
ESD prot
Parameter
3.3V Core Supply Voltage
3.3V Logic Supply Voltage
Input Low Voltage
Input High Voltage
Storage Temperature
Ambient Operating Temp
Case Temperature
Input ESD protection
human body model
Min
Max
4.6
4.6
V
DD
+0.5V
150
70
115
Units
V
V
V
V
°
C
°C
°C
V
GND-0.5
-65
0
2000
Electrical Characteristics - Input/Supply/Common Output Parameters
T
A
= 0 - 70°C; Supply Voltage V
DD
= 3.3 V +/-5%
PARAMETER
Input High Voltage
Input Low Voltage
Input High Current
SYMBOL
V
IH
V
IL
I
IH
I
IL1
Input Low Current
I
IL2
Operating Supply Current
Powerdown Current
Input Frequency
3
Pin Inductance
1
Input Capacitance
1
CONDITIONS
MIN
TYP
3.3 V +/-5%
2
GND - 0.3
3.3 V +/-5%
V
IN
= V
DD
-5
V
IN
= 0 V; Inputs with no pull-up
-5
resistors
V
IN
= 0 V; Inputs with pull-up
-200
resistors
Full Active, C
L
= Full load;
all diff pairs driven
all differential pairs tri-stated
V
DD
= 3.3 V
80
100/133
166/200
MAX
UNITS NOTES
V
DD
+ 0.3
V
0.8
V
5
uA
uA
uA
200
40
12
220
7
5
6
mA
mA
mA
MHz
nH
pF
pF
MHz
MHz
1
33
10
300
5
5
ms
kHz
ns
us
ns
ns
3
1
1
1
1
1
1,2
1
1,3
1,3
1
2
I
DD3.3OP
I
DD3.3PD
F
i
L
pin
C
IN
C
OUT
Logic Inputs
1.5
Output pin capacitance
PLL Bandwidth when
PLL_BW=0
PLL Bandwidth
BW
PLL Bandwidth when
PLL_BW=1
From V
DD
Power-Up and after
1,2
T
STAB
input clock stabilization or de-
Clk Stabilization
assertion of PD# to 1st clock
Triangular Modulation
30
Modulation Frequency
DIF output enable after
Tdrive_SRC_STOP#
SRC_Stop# de-assertion
DIF output enable after
Tdrive_PD#
PD# de-assertion
Fall time of PD# and
Tfall
SRC_STOP#
Rise time of PD# and
Trise
SRC_STOP#
1
Guaranteed by design and characterization, not 100% tested in production.
2
See timing diagrams for timing requirements.
3
Time from deassertion until outputs are >200 mV
0767E—12/14/07
4
2
4
Integrated
Circuit
Systems, Inc.
ICS9DB104
(Not recommended for new designs)
Electrical Characteristics - DIF 0.7V Current Mode Differential Pair
T
A
= 0 - 70°C; V
DD
= 3.3 V +/-5%; C
L
=2pF, R
S
=33.2Ω, R
P
=49.9Ω,
Ι
REF
= 475Ω
PARAMETER
Current Source Output
Impedance
Voltage High
Voltage Low
Max Voltage
Min Voltage
Crossing Voltage (abs)
Crossing Voltage (var)
Long Accuracy
SYMBOL
Zo
1
CONDITIONS
V
O
= V
x
Statistical measurement on single
ended signal using oscilloscope
math function.
Measurement on single ended
signal using absolute value.
Variation of crossing over all
edges
see Tperiod min-max values
200MHz nominal
200MHz spread
166.66MHz nominal
166.66MHz spread
133.33MHz nominal
133.33MHz spread
100.00MHz nominal
100.00MHz spread
200MHz nominal
166.66MHz nominal/spread
133.33MHz nominal/spread
100.00MHz nominal/spread
V
OL
= 0.175V, V
OH
= 0.525V
V
OH
= 0.525V V
OL
= 0.175V
MIN
3000
660
-150
-300
250
TYP
MAX
UNITS
Ω
NOTES
1
1,3
VHigh
VLow
Vovs
Vuds
Vcross(abs)
d-Vcross
ppm
850
mV
150
1150
550
140
mV
mV
mV
ppm
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps
ps
1,3
1
1
1
1
1,2
2
2
2
2
2
2
2
2
1,2
1,2
1,2
1,2
1
1
1
1
1
1
1
1
Average period
Tperiod
Absolute min period
Rise Time
Fall Time
Rise Time Variation
Fall Time Variation
Duty Cycle
T
absmin
t
r
t
f
d-t
r
d-t
f
d
t3
4.9985
4.9985
5.9982
5.9982
7.4978
7.4978
9.9970
9.9970
4.8735
5.8732
7.3728
9.8720
175
175
0
5.0015
5.0266
6.0018
6.0320
7.5023
5.4000
10.0030
10.0533
700
700
125
125
Measurement from differential
45
55
%
wavefrom
V
T
= 50%
t
sk3
50
ps
Skew
PLL mode,
50
ps
Measurement from differential
t
jcyc-cyc
Jitter, Cycle to cycle
wavefrom
BYPASS mode as additive jitter
50
ps
1
Guaranteed by design and characterization, not 100% tested in production.
2
All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock
complies with CK409/CK410 accuracy requirements
3
I
REF
= V
DD
/(3xR
R
). For R
R
= 475Ω (1%), I
REF
= 2.32mA. I
OH
= 6 x I
REF
and V
OH
= 0.7V @ Z
O
=50Ω.
0767E—12/14/07
5
查看更多>
参数对比
与ICS9DB104BFLF相近的元器件有：ICS9DB104YFLNT、ICS9DB104YGLFT、ICS9DB104YGLNT、ICS9DB104BFLFT、ICS9DB104BGLFT、ICS9DB104BGLF、ICS9DB104BGT、ICS9DB104BG。描述及对比如下：
型号 ICS9DB104BFLF ICS9DB104YFLNT ICS9DB104YGLFT ICS9DB104YGLNT ICS9DB104BFLFT ICS9DB104BGLFT ICS9DB104BGLF ICS9DB104BGT ICS9DB104BG
描述 PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, 0.209 INCH, ROHS COMPLIANT, MO-150, SSOP-28 PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO28, 0.209 INCH, ROHS COMPLIANT, MO-150, SSOP-28 PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO28, 4.40 MM, 0.65 MM, ROHS COMPLIANT, MO-153, TSSOP-28 PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO28, 4.40 MM, 0.65 MM, ROHS COMPLIANT, MO-153, TSSOP-28 PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, 0.209 INCH, ROHS COMPLIANT, MO-150, SSOP-28 PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, 0.173 INCH, 0.025 INCH PITCH, ROHS COMPLIANT, MO-153, TSSOP-28 Clock Driver, PDSO28 Clock Driver, PDSO28 Clock Driver, PDSO28
是否Rohs认证 符合 符合 符合 符合 符合 符合 符合 不符合 不符合
厂商名称 IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Reach Compliance Code compliant compliant compliant compliant compliant compliant unknown not_compliant not_compliant
Is Samacsys N N N N N N N N N
JESD-30 代码 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28 R-PDSO-G28
JESD-609代码 e3 e3 e3 e3 e3 e3 e3 e0 e0
端子数量 28 28 28 28 28 28 28 28 28
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SSOP SSOP TSSOP TSSOP SSOP TSSOP TSSOP TSSOP TSSOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES YES
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Matte Tin (Sn) - annealed MATTE TIN MATTE TIN MATTE TIN Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.635 mm 0.635 mm 0.635 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Base Number Matches 1 1 1 1 1 1 1 1 1
是否无铅 不含铅 不含铅 不含铅 不含铅 不含铅 不含铅 - - -
包装说明 SSOP, SSOP28,.3 SSOP, TSSOP, TSSOP, SSOP, SSOP28,.3 TSSOP, TSSOP28,.25 TSSOP, TSSOP28,.25 TSSOP, TSSOP28,.25 -
系列 9DB 9DB 9DB 9DB 9DB 9DB - - -
输入调节 DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL - - -
长度 10.2 mm 10.2 mm 9.7 mm 9.7 mm 10.2 mm 9.7 mm - - -
逻辑集成电路类型 PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER - - -
湿度敏感等级 1 - - - 1 1 1 1 1
功能数量 1 1 1 1 1 1 - - -
实输出次数 8 4 4 4 8 8 - - -
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE - - -
封装等效代码 SSOP28,.3 - - - SSOP28,.3 TSSOP28,.25 TSSOP28,.25 TSSOP28,.25 TSSOP28,.25
峰值回流温度（摄氏度） 260 260 260 NOT SPECIFIED 260 260 - - -
电源 3.3 V - - - 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Same Edge Skew-Max（tskwd） 0.05 ns 0.05 ns 0.05 ns 0.05 ns 0.05 ns 0.05 ns - - -
座面最大高度 2 mm 2 mm 1.2 mm 1.2 mm 2 mm 1.2 mm - - -
最大供电电压 (Vsup) 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V - - -
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V - - -
处于峰值回流温度下的最长时间 30 30 NOT SPECIFIED NOT SPECIFIED 30 30 - - -
宽度 5.3 mm 5.3 mm 4.4 mm 4.4 mm 5.3 mm 4.4 mm - - -
射频识别基础
射频识别基础：第一部分 射频识别基础：第二部分 射频识别基础 顶~~~~~~~~~~~~~~~~~~...
chenjianeng RF/无线
Altium Designer Summer 09 v9.1哪里可以下载？
谢谢。 Boss Chen指导下 Altium Designer Summer 09 v9.1哪里可...
lg159027 嵌入式系统
有没有大神指导一下做MSP430F5529做万年历
有没有大神指导一下做MSP430F5529做万年历，时间有点紧，来个大神帮忙，重谢 有没有大神指导...
一懒众衫小 微控制器 MCU
Getting Started with the MSP430 LaunchPad
LaunchPad官方文档 Getting Started with the MSP430 ...
568581185 TI技术论坛
2021安森美安富利RSL10蓝牙SoC开发设计赛第三帖(再改例程)
在主办方提供的开发板中可以直接下载例程的还有RSL10-SENSE-DB-GEVK这个板： 与...
7905 安森美和安富利物联网创新设计大赛
《动手学深度学习（PyTorch版）》7、循环神经网络
一、循环神经网络产生的背景 到目前为止，我们遇到过两种类型的数据：表格数据和图像数据。对于图...
xinmeng_wit 嵌入式系统
热门器件
热门资源推荐
华为精品——终端互连设计规范（88页） QT开发的相关资料 OFDMA系统下行链路自适应带宽与子载波分配方案 基于防火墙的网络安全技术 简单实用的功率MOSFET驱动电路 林清安多媒体教程ProE钣金 中兴RF笔试题 关于HZ128-64D20汉显模块的使用说明 matlab的代码优化 自动驾驶和高级驾驶辅助系统 (ADAS)：应用、开发、法律问题和测试
免费申请：温戈的《了不起的芯片》，专业而全面的芯片科普，非碎片化 有奖调研 | 技术文档，你选择中文还是英文？英飞凌需求大调查！ 菜鸟爱好者的难题-偏物联网-不白剽 电路识图23-施密特触发器电路原理分析 晒用QT实现的---xxxx报警联动管理平台(商业项目) 为什么国外芯片大厂都在写中文手册，国内的野鸡芯片只有英文手册 【转帖】湿敏电阻的工作原理及其用法应用 【颁奖礼】下载《赢得大资料爆炸》赢Intel好礼 ！ 国产32比STM32有什么优劣？ 电路识图1-建筑电气工程图的识图方法
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消